EEWORLDEEWORLDEEWORLD

Part Number

Search

54242-112-22-1750

Description
Board Stacking Connector, 22 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size108KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54242-112-22-1750 Overview

Board Stacking Connector, 22 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

54242-112-22-1750 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1627199958
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.44
body width0.169 inch
subject depth0.689 inch
body length2.2 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (30) OVER NICKEL (50)
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number54242
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing5.461 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts22
UL Flammability Code94V-0
PDM: Rev:G
STATUS:
Released
Printed: Jun 13, 2008
.
Synchronous Dual-Port RAM Module Example
Synchronous dual-port RAM module, you can understand how it works by looking at the parameters, so I will not say more, you can directly copy it to your own project for use. // synthesis verilog_input...
eeleader FPGA/CPLD
Can moderators add prestige and core coins to themselves?
Very curious...
bigcha Suggestions & Announcements
AMD reveals K8L data to add independent core power management
[Abstract] Source: HKEPC Computer Field Author: Abstract Editor: Tang Tang Date: 2006-05-19 06:06  [HKEPC News] Yesterday at the In-Stat Microprocessor Spring Forum, AMD senior engineer Chuck Moore re...
fighting Power technology
The role of the ARM GPGCON register
What is the function of the GPGCON register on ARM? I often see this register being set when dealing with peripherals. Please give me some advice, thank you!...
bestskw ARM Technology
Which board has SDRAM+VGA function?
I'm working on a 16-bit vga and need to use sdram as a frame buffer. I originally laid out a double-sided board, but due to my lack of consideration, it worked fine during simulation, but when I ran t...
wonderglass FPGA/CPLD
Experts on designing anti-aliasing filters
[p=30, null, left][color=rgb(51, 51, 51)][font=Verdana, Arial, 微软雅黑, 宋体][size=16px] We know that using an anti-aliasing filter is beneficial in high-precision ADC applications, but designing the right...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2200  1899  1406  2669  2798  45  39  29  54  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号