74LVC07APW,118 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Buffer and line drives> 74LVC07APW,118

74LVC07APW,118: DescriptionBuffer/Driver 6-CH Non-Inverting Open Drain CMOS 14-Pin TSSOP T/R; CategoryBuffer and line drives; File Size219KB，12 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC07APW,118 Overview

Buffer/Driver 6-CH Non-Inverting Open Drain CMOS 14-Pin TSSOP T/R

74LVC07APW,118 Parametric

Parameter Name	Attribute value
EU restricts the use of certain hazardous substances	Compliant
ECCN (US)	EAR99
Part Status	Active
HTS	8542.39.00.01
Logic Family	LVC
Logic Function	Buffer/Driver
Number of Elements per Chip	6
Number of Channels per Chip	6
Number of Inputs per Chip	6
Number of Input Enables per Chip	0
Number of Outputs per Chip	6
Number of Output Enables per Chip	0
Bus Hold	No
Polarity	Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	2.5(Typ)@3.3V\|2.1(Typ)@2.7V\|1.6(Typ)@5V
Absolute Propagation Delay Time (ns)	6.5
Process Technology	CMOS
Input Signal Type	Single-Ended
Output Type	Open Drain
Maximum Low Level Output Current (mA)	32
Minimum Operating Supply Voltage (V)	1.2
Typical Operating Supply Voltage (V)	1.8\|2.5\|3.3\|5
Maximum Operating Supply Voltage (V)	5.5
Tolerant I/Os (V)	5
Typical Quiescent Current (uA)	0.1
Maximum Quiescent Current (uA)	10
Propagation Delay Test Condition (pF)	50
Maximum Power Dissipation (mW)	500
Minimum Operating Temperature (°C)	-40
Maximum Operating Temperature (°C)	125
Packaging	Tape and Reel
Supplier Package	TSSOP
Pin Count	14
Mounting	Surface Mount
Package Height	0.95(Max)
Package Length	5.1(Max)
Package Width	4.5(Max)
PCB changed	14

Preview

Download Datasheet

View All

74LVC07A

Hex buffer with open-drain outputs

Rev. 7 — 3 August 2020

Product data sheet

1. General description

The 74LVC07A is a hex buffer with open-drain outputs. Inputs can be driven from either 3.3 V or

5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V

environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

2. Features and benefits

•

5 V tolerant inputs and outputs (open-drain) for interfacing with 5 V logic

Wide supply voltage range from 1.2 V to 5.5 V

CMOS low power consumption

Direct interface with TTL levels

Overvoltage tolerant inputs to 5.5 V

Complies with JEDEC standard:

•

JESD8-7A (1.65 V to 1.95 V)

•

JESD8-5A (2.3 V to 2.7 V)

•

JESD8-C/JESD36 (2.7 V to 3.6 V)

ESD protection:

•

HBM JESD22-A114F exceeds 2000 V

•

MM JESD22-A115-B exceeds 200 V

•

CDM JESD22-C101E exceeds 1000 V

Specified from -40 °C to +85 °C and -40 °C to +125 °C

•

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range

74LVC07AD

74LVC07APW

74LVC07ABQ

-40 °C to +125 °C

Name

SO14

TSSOP14

Description

plastic small outline package; 14 leads;

body width 3.9 mm

Version

SOT108-1

plastic thin shrink small outline package; 14 leads; SOT402-1

body width 4.4 mm

DHVQFN14 plastic dual in-line compatible thermal enhanced

SOT762-1

very thin quad flat package; no leads; 14 terminals;

body 2.5 × 3 × 0.85 mm

74LVC07APW,118 Related Products

	74LVC07APW,118
Description	Buffer/Driver 6-CH Non-Inverting Open Drain CMOS 14-Pin TSSOP T/R
EU restricts the use of certain hazardous substances	Compliant
ECCN (US)	EAR99
Part Status	Active
HTS	8542.39.00.01
Logic Family	LVC
Logic Function	Buffer/Driver
Number of Elements per Chip	6
Number of Channels per Chip	6
Number of Inputs per Chip	6
Number of Outputs per Chip	6
Bus Hold	No
Polarity	Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	2.5(Typ)@3.3V\|2.1(Typ)@2.7V\|1.6(Typ)@5V
Absolute Propagation Delay Time (ns)	6.5
Process Technology	CMOS
Input Signal Type	Single-Ended
Output Type	Open Drain
Maximum Low Level Output Current (mA)	32
Minimum Operating Supply Voltage (V)	1.2
Typical Operating Supply Voltage (V)	1.8\|2.5\|3.3\|5
Maximum Operating Supply Voltage (V)	5.5
Tolerant I/Os (V)	5
Typical Quiescent Current (uA)	0.1
Maximum Quiescent Current (uA)	10
Propagation Delay Test Condition (pF)	50
Maximum Power Dissipation (mW)	500
Minimum Operating Temperature (°C)	-40
Maximum Operating Temperature (°C)	125
Packaging	Tape and Reel
Supplier Package	TSSOP
Pin Count	14
Mounting	Surface Mount
Package Height	0.95(Max)
Package Length	5.1(Max)
Package Width	4.5(Max)
PCB changed	14

Recommended Resources

Silicon carbide isolation gate device analysis

Mono SL322 ten-segment level indicator circuit

Simple DC triple voltage circuit

3V battery cold end compensation thermocouple amplifier circuit

Parallel high-speed current driver circuit diagram

Diode clamp circuit single-ended flyback power conversion circuit with energy return winding

Year-end summary 2015 has gone quietly, and 2016 has come quietly: [i=s]This post was last edited by damiaa on 2016-1-5 09:31[/i] [size=5][color=#008080]2015 has gone quietly, and 2016 has quietly arrived[/color] [/size][size=3][color=#006400]At the end of each year,...; damiaa Talking

Are these two sentences the same?: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group leader: wangkj I have a question: GPBCON = (<<(5*2)); BPB5 is set as output; Is it the same as this sentence BPBCON＝ 0X FFFFE...; IC-leguan FPGA/CPLD

Everyone is in danger this winter, so shouldn't we just move forward positively?: It is said that the economy is in recession now, especially in the IT industry. White-collar workers in Beijing and Shanghai are in danger. 178 companies have submitted a list of layoffs. I am in Shen...; 远在天边 Talking

After you buy a new mobile phone, what do you usually do with the old one?: [i=s]This post was last edited by qwqwqw2088 on 2019-5-4 19:10[/i] [color=#333333][font=Arial, "][size=5]After buying a new mobile phone, what do you usually do with the old one?[/size][/font][/color]...; qwqwqw2088 Talking

AC RMS FPGA Utility: clk: system clock; rst: reset signal clk1us: the clock for sampling AC signals; pulse: AC signal zero-crossing square wave data: sine input data rms_div: The sum of the sampled data in one cycle accor...; eeleader FPGA/CPLD

I wrote an 8051 program myself - please help me: org 2000h ljmp start org 0003h ljmp rr start: mov r0,#00h mov r1,#00h loop: cjne r0,#1h,l1 loop1: mov p2,r1 xch a, r1 add a, #01h acall delay da a xch a , r1 cjne r1,#1,loop ljmp loop1 l1: cjne r0,#2h...; heningbo 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components