EEWORLDEEWORLDEEWORLD

Part Number

Search

308RILFT

Description
clock synthesizer / jitter cleaner serial programmable quad pll VERSAclock
Categorysemiconductor    Other integrated circuit (IC)   
File Size150KB,9 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

308RILFT Online Shopping

Suppliers Part Number Price MOQ In stock  
308RILFT - - View Buy Now

308RILFT Overview

clock synthesizer / jitter cleaner serial programmable quad pll VERSAclock

308RILFT Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryClock Synthesizer / Jitter Cleane
RoHSYes
Package / CaseQSOP-20
PackagingReel
Factory Pack Quantity2500
DATASHEET
SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER
Description
The ICS308 is a versatile serially programmable, quad
PLL clock source. The ICS308 can generate any
frequency from 250 kHz to 200 MHz, and up to 6
different output frequencies simultaneously. The
outputs can be reprogrammed on the fly, and will lock to
a new frequency in 10 ms or less. Smooth transitions
(in which the clock duty cycle remains roughly 50%) are
guaranteed if the output divider is not changed.
The device includes a PDTS pin which tri-states the
output clocks and powers down the entire chip.
The ICS308 default for non-programmed start-up are
buffered reference clock outputs on all clock output
pins.
ICS308
Features
Packaged in 20-pin SSOP (QSOP) – Pb-free, RoHS
compliant
Operating voltage of 3.3 V
Highly accurate frequency generation
M/N Multiplier PLL: M = 1..2048, N = 1..1024
Serially programmable: user determines the output
frequency via a 3-wire interface
Eliminates need for custom quartz oscillators
Input crystal frequency of 5 - 27 MHz
Optional programmable on-chip crystal capacitors
Output clock frequencies up to 200 MHz
Reference clock output
Power down tri-state mode
Very low jitter
Block Diagram
V DD
3
CLK1
P LL1
CLK2
Divide
Logic
and
Output
Enable
Control
CLK3
CLK4
CLK5
CLK6
CLK7
CLK8
CLK9
STROBE
SCLK
DATA
P LL3
C rystal or
clock input
X 1/IC LK
C rystal
O scillator
X2
GND
2
P D TS
P LL4
P LL2
E xternal capacitors are
required w ith a crystal input.
IDT™ / ICS™
SERIAL PROGRAMMABLE QUAD PLL VERSACLOCK SYNTHESIZER 1
ICS308
REV L 051310

308RILFT Related Products

308RILFT ICS308RLFT ICS308RILFT
Description clock synthesizer / jitter cleaner serial programmable quad pll VERSAclock Integrated Device Technology Integrated Device Technology
Product Category Clock Synthesizer / Jitter Cleane Integrated Device Technology Integrated Device Technology
Manufacturer - IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
Windows Embedded helps realize the dream of spaceflight
[img]http://bbs.cn.yimg.com/user_img/200904/08/mamajunhan_123915780180939.jpg[/img] The requirements for networking and informatization are increasing day by day with the maturity of Internet technolo...
sd5976359 Robotics Development
Ask a question about programming
[size=5]If I need to modify the value of a variable in an interrupt service subroutine and call it in another interrupt service subroutine, what should I pay attention to? Call it directly? Is it okay...
2835 Microcontroller MCU
Where can I download Windows XP Embedded? Can anyone explain this system?
I don't know much about this system. How to use it? Can anyone provide a download address? Thank you. The network is not very good. I can't download it from the Microsoft official website....
wangencheng Embedded System
The component industry faces the challenge of transformation
The 19th Top 100 Electronic Components Enterprises of 2006 ranked by comprehensive strength were announced recently. The sales revenue of this year's Top 100 Electronic Components Enterprises was 84.2...
fighting Analog electronics
The first week experience of Beaglebone peripheral circuit design
I am very happy to get this opportunity to get the beaglebone development board. I am also very happy to get this good board as scheduled. I will talk about this board in a relatively basic way. After...
PENGSHIFANG DSP and ARM Processors
Verilog assign statement usage 1
(1)module assign_test ( clk, lhold, lholda );input clk; input lhold; output lholda;regular maintenance; always @(posedge clk) if (lhold) lholda=lhold; else lholda=0;endmodule...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2544  2146  451  131  963  52  44  10  3  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号