DS1023S-50+T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DS1023S-50+T

DS1023S-50+T: Descriptiondelay lines / timing elements programmable 8-bit .5ns timing element; Categorylogic logic; File Size249KB，16 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html; Environmental Compliance

Download Datasheet Parametric View All

DS1023S-50+T Overview

delay lines / timing elements programmable 8-bit .5ns timing element

DS1023S-50+T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Maxim
Parts packaging code	SOIC
package instruction	SOP, SOP16,.3
Contacts	16
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	8 weeks
Input frequency maximum value (fmax)	25 MHz
JESD-30 code	R-PDSO-G16
JESD-609 code	e3
length	10.3 mm
Logic integrated circuit type	SILICON DELAY LINE
Humidity sensitivity level	1
Number of functions	1
Number of taps/steps	255
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Maximum supply current (ICC)	60 mA
programmable delay line	YES
Prop。Delay @ Nom-Sup	144 ns
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	140 ns
width	7.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DS1023

8-Bit Programmable Timing Element

www.maxim-ic.com

FEATURES

Step sizes of 0.25 ns, 0.5 ns, 1 ns, 2 ns, 5 ns

On-chip reference delay

Configurable as delay line, pulse width

modulator, or free-running oscillator

Can delay clocks by a full period or more

Guaranteed monotonicity

Parallel or serial programming

Single 5V supply

16-pin DIP or SOIC package

PIN ASSIGNMENT

Q/P0

CLK/P1

D/P2

GND

OUT/OUT

P/S

REF/PWM

DS1023 300-mil DIP

DS1023S 300-mil SOIC

PIN DESCRIPTION

P0/Q

P1/CLK

P2/D

P3 - P7

GND

OUT/

OUT

REF/PWM

- Input

- Parallel Input P0 (parallel mode)

- Serial Data Output (serial mode)

- Parallel Input P1 (parallel mode)

- Serial Input Clock (serial mode)

- Parallel Input P2 (parallel mode)

- Serial Data Input (serial mode)

- Remaining Parallel Inputs

- Ground

- Output

- Reference or PWM Output

- Parallel / Serial Programming

Select

- Output Mode Select

- Input Latch Enable

- Supply Voltage

DESCRIPTION

The DS1023 is an 8-bit programmable delay line similar in function to the DS1020/DS1021.

Additional features have been added to extend the range of applications:

The internal delay line architecture has been revised to allow clock signals to be delayed by up to a full

period or more. Combined with an on-chip reference delay (to offset the inherent or “step zero” delay of

the device) clock phase can now be varied over the full 0-360 degree range.

1 of 16

070505

DS1023

On-chip gating is provided to allow the device to provide a pulse width modulated output, triggered by

the input with duration set by the programmed value.

Alternatively the output signal may be inverted on chip, allowing the device to perform as a free-running

oscillator if the output is (externally) connected to the input.

PROGRAMMING

The device programming is identical to the DS1020/DS1021. Note, however, that the serial clock and

data pins are shared with three of the parallel input pins.

The

/S pin controls the same function as “Mode Select” on the DS1020/DS1021 (but with reversed

polarity). A low logic level on this pin enables the parallel programming mode. LE must be at a high

logic level to alter the programmed value; when LE is taken low the data is latched internally and the

parallel data inputs may be altered without affecting the programmed value. This is useful for

multiplexed bus applications. For hard-wired applications LE should be tied to a high logic level.

When

/S is high serial programming is enabled. LE must be held high to enable loading or reading of

the internal register, during which time the delay is determined by the previously programmed value.

Data is clocked in MSB to LSB order on the rising edge of the CLK input. Data transfer ends and the

new value is activated when LE is taken low.

PARALLEL MODE (

/S = 0)

In the PARALLEL programming mode, the output of the DS1023 will reproduce the logic state of the

input after a delay determined by the state of the eight program input pins P0 - P7. The parallel inputs

can be programmed using DC levels or computer-generated data. For infrequent modification of the

delay value, jumpers may be used to connect the input pins to V

or ground. For applications requiring

frequent timing adjustment, DIP switches may be used. The latch enable pin (LE) must be at a logic 1 in

hardwired implementations.

Maximum flexibility is obtained when the eight parallel programming bits are set using computer-

generated data. When the data setup (t

DSE

) and data hold (t

DHE

) requirements are observed, the enable pin

can be used to latch data supplied on an 8-bit bus. Latch enable must be held at a logic 1 if it is not used

to latch the data. After each change in delay value, a settling time (t

EDV

or t

PDV

) is required before input

logic levels are accurately delayed.

SERIAL MODE (

/S = 1)

In the SERIAL programming mode, the output of the DS1023 will reproduce the logic state of the input

after a delay time determined by an 8-bit value clocked into serial port D. While observing data setup

DSC

) and data hold (t

DHC

) requirements, timing data is loaded in MSB-to-LSB order by the rising edge of

the serial clock (CLK). The latch enable pin (LE) must be at a logic 1 to load or read the internal 8-bit

input register, during which time the delay is determined by the last value activated. Data transfer ends

and the new delay value is activated when latch enable (LE) returns to a logic 0. After each change, a

settling time (t

EDV

) is required before the delay is accurate.

As timing values are shifted into the serial data input (D), the previous contents of the 8-bit input register

are shifted out of the serial output pin (Q) in MSB-to-LSB order. By connecting the serial output of one

DS1023 to the serial input of a second DS1023, multiple devices can be daisy-chained (cascaded) for

programming purposes (Figure 1). The total number of serial bits must be eight times the number of units

daisy-chained and each group of 8 bits must be sent in MSB-to-LSB order.

2 of 16

DS1023

Applications can read the setting of the DS1023 Delay Line by connecting the serial output pin (Q) to the

serial input (D) through a resistor with a value of 1 to 10 kohms (Figure 2). Since the read process is

destructive, the resistor restores the value read and provides isolation when writing to the device. The

resistor must connect the serial output (Q) of the last device to the serial input (D) of the first device of a

daisy chain (Figure 1). For serial readout with automatic restoration through a resistor, the device used to

write serial data must go to a high impedance state.

To initiate a serial read, latch enable (LE) is taken to a logic 1 while serial clock (CLK) is at a logic 0.

After a waiting time (t

EQV

), bit 7 (MSB) appears on the serial output (Q). On the first rising (0 --> 1)

transition of the serial clock (CLK), bit 7 (MSB) is rewritten and bit 6 appears on the output after a time

CQV

. To restore the input register to its original state, this clocking process must be repeated eight times.

In the case of a daisy chain, the process must be repeated eight times per package. If the value read is

restored before latch enable (LE) is returned to logic 0, no settling time (t

EDV

) is required and the

programmed delay remains unchanged.

Since the DS1023 is a CMOS design, unused input pins (P3 - P7) must be connected to well-defined logic

levels; they must not be allowed to float. Serial output Q/P0 should be allowed to float if unused.

CASCADING MULTIPLE DEVICES (DAISY CHAIN)

Figure 1

SERIAL READOUT

Figure 2

REFERENCE DELAY

In all delay lines there is an inherent, or “step zero”, delay caused by the propagation delay through the

input and output buffers. In this device the step zero delay can be quite large compared to the delay step

size. To simplify system design a reference delay has been included on chip which may be used to

compensate for the step zero delay. In practice this means that if the device is supplied with a clock, for

example, the minimum programmed output delay is effectively zero with respect to the reference delay.

3 of 16

Recommended Resources

Ultrasonic ranging circuit

Three-phase AC phase sequence detection circuit

Window comparator circuit with only one reference source

Digital display temperature control circuit

NEC JC-1404HMN type multi-frequency TTL and VGA large screen color display power supply circuit diagram

Series photocoupler control thyristor switching circuit

Smart Home System Chinese Standard: Smart home system based on EIB standard for your reference...; lovedarling DIY/Open Source Hardware

Xia Xuanxue (a book I like, I recommend you to read it): A book I like, I recommend you to read it...; dc6633 Embedded System

Crazy ISE software, crashed: I have been using ISE for a while and it is almost broken. I am working on something recently and need to use the ISE development software of Xilinx. I have been looking for it for a long time and dow...; jialaolian FPGA/CPLD

MSP430 MCU simulation example 16 based on Proteus - timer timing 1 second: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

Verilog exercises and explanations: Verilog exercises and explanations Basic exercises, detailed explanations, and design ideas....; kongtiao8 FPGA/CPLD

Radar and navigation, sonar and countermeasures: Based on the wave equation linearization model, the mathematical problem of synthetic aperture imaging is considered. For the data obtained on the two-dimensional surface to reconstruct the three-dime...; JasonYoo Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components