19-6077; Rev 11/11
www.maxim-ic.com
DS1244/DS1244P
256K NV SRAM with Phantom Clock
PIN CONFIGURATIONS
TOP VIEW
A14/RST
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
WE
A13
A8
A9
A11
OE
A10
CE
DQ7
DQ6
DQ5
DQ4
DQ3
FEATURES
Real-Time Clock (RTC) Keeps Track of
Hundredths of Seconds, Minutes, Hours,
Days, Date of the Month, Months, and Years
32K x 8 NV SRAM Directly Replaces
Volatile Static RAM or EEPROM
Embedded Lithium Energy Cell Maintains
Calendar Operation and Retains RAM Data
Watch Function is Transparent to RAM
Operation
Automatic Leap Year Compensation Valid
Up to 2100
Full 10% Operating Range
Over 10 Years of Data Retention in the
Absence of Power
Lithium Energy Source is Electrically
Disconnected to Retain Freshness Until
Power is Applied for the First Time
DIP Module Only
Standard 28-Pin JEDEC Pinout
PowerCap Module Board Only
– Surface Mountable Package for Direct
Connection to PowerCap Containing
Battery and Crystal
– Replaceable Battery (PowerCap)
– Pin-for-Pin Compatible with DS1248P
and DS1251P
Underwriters Laboratories (UL) Recognized
DS1244
EDIP Module
(740 mils)
RST
N.C.
N.C.
N.C.
V
CC
WE
OE
CE
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
DS1244P
X1
GND V
BAT
X2
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
N.C.
N.C.
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
PowerCap Module
(Uses DS9034PCX+ PowerCap)
1 of 20
DS1244/DS1244P
TYPICAL OPERATING CIRCUIT
ORDERING INFORMATION
PART
DS1244W-120+
DS1244W-120IND+
DS1244WP-120+
DS1244WP-120IND+
DS1244Y-70+
DS1244YP-70+
TEMP RANGE
0°C to +70°C
-40°C to +85°C
0°C to +70°C
-40°C to +85°C
0°C to +70°C
0°C to +70°C
PIN-PACKAGE
28 EDIP (0.740a)
28 EDIP (0.740a)
34 PowerCap*
34 PowerCap*
28 EDIP (0.740a)
34 PowerCap*
VOLTAGE
(V)
3.3
3.3
3.3
3.3
5.0
5.0
+Denotes
a lead(Pb)-free/RoHS-compliant device.
*DS9034PCX+
or DS9034I-PCX+ (PowerCap) required. (Must be ordered separately.)
2 of 20
DS1244/DS1244P
PIN DESCRIPTION
PIN
EDIP
PowerCap
1
1
2
3
4
5
6
7
8
9
10
21
23
24
25
26
11
12
13
15
16
17
18
19
20
22
27
—
28
14
1
32
30
25
24
23
22
21
20
19
18
28
29
27
26
31
16
15
14
13
12
11
10
9
8
7
6
2, 3, 4, 33,
34
5
17
NAME
A14/RST
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
A10
A11
A9
A8
A13
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CE
OE
WE
N.C.
V
CC
GND
FUNCTION
Address Input/Active-Low Reset Input. This pin has an internal
pullup resistor connected to V
CC
. A14 address on the EDIP
package.
Address Inputs
Data In/Data Out
Active-Low Chip-Enable Input
Active-Low Output-Enable Input
Active-Low Write-Enable Input
No Connection
Power-Supply Input
Ground
3 of 20
DS1244/DS1244P
The DS1244 256K NV SRAM with a Phantom clock is a fully static nonvolatile RAM (NV SRAM)
(organized as 32K words by 8 bits) with a built-in real-time clock. The DS1244 has a self-contained
lithium energy source and control circuitry, which constantly monitors V
CC
for an out-of-tolerance
condition. When such a condition occurs, the lithium energy source is automatically switched on and
write protection is unconditionally enabled to prevent garbled data in both the memory and real-time
clock.
The phantom clock provides timekeeping information for hundredths of seconds, seconds, minutes, hours,
days, date, months, and years. The date at the end of the month is automatically adjusted for months with
fewer than 31 days, including correction for leap years. The phantom clock operates in either 24-hour or
12-hour format with an AM/PM indicator.
DESCRIPTION
PACKAGES
The DS1244 is available in two packages: 28-pin encapsulated DIP and 34-pin PowerCap module. The
28-pin DIP-style module integrates the crystal, lithium energy source, and silicon all in one package. The
34-pin PowerCap module board is designed with contacts for connection to a separate PowerCap
(DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on
top of the DS1244P after the completion of the surface mount process. Mounting the PowerCap after the
surface mount process prevents damage to the crystal and battery due to the high temperatures required
for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap module board and
PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap
is DS9034PCX.
The DS1244 executes a read cycle whenever
WE
(write enable) is inactive (high) and
CE
(chip enable)
is active (low). The unique address specified by the 15 address inputs (A0–A14) defines which of the
32,768 bytes of data is to be accessed. Valid data is available to the eight data-output drivers within t
ACC
(access time) after the last address input signal is stable, providing that
CE
and
OE
(output enable)
access times and states are also satisfied. If
OE
and
CE
access times are not satisfied, then data access
must be measured from the later occurring signal (
CE
or
OE
) and the limiting parameter is either t
CO
for
CE or t
OE
for OE , rather than address access.
RAM READ MODE
RAM WRITE MODE
The DS1244 is in the write mode whenever the WE and CE signals are in the active (low) state after
address inputs are stable. The latter occurring falling edge of
CE
or
WE
will determine the start of the
write cycle. The write cycle is terminated by the earlier rising edge of
CE
or
WE
. All address inputs
must be kept valid throughout the write cycle.
WE
must return to the high state for a minimum recovery
time (t
WR
) before another cycle can be initiated. The
OE
control signal should be kept inactive (high)
during write cycles to avoid bus contention. However, if the output bus has been enabled (
CE
and
OE
active) then WE will disable the outputs in t
ODW
from its falling edge.
4 of 20
DS1244/DS1244P
The 5V device is fully accessible and data can be written or read only when V
CC
is greater than V
PF
.
However, when V
CC
is below the power fail point, V
PF
(point at which write protection occurs), the
internal clock registers and SRAM are blocked from any access. When V
CC
falls below the battery switch
point, V
SO
(battery supply level), device power is switched from the V
CC
pin to the backup battery. RTC
operation and SRAM data are maintained from the battery until V
CC
is returned to nominal levels.
The 3.3V device is fully accessible and data can be written or read only when V
CC
is greater than V
PF
.
When V
CC
fall as below the V
PF
, access to the device is inhibited. If V
PF
is less than V
BAT
, the device
power is switched from V
CC
to the backup supply (V
BAT
) when V
CC
drops below V
PF
. If V
PF
is greater
than V
BAT
, the device power is switched from V
CC
to the backup supply (V
BAT
) when V
CC
drops below
V
BAT
. RTC operation and SRAM data are maintained from the battery until V
CC
is returned to nominal
levels.
All control, data, and address signals must be powered down when V
CC
is powered down.
DATA RETENTION MODE
PHANTOM CLOCK OPERATION
Communication with the phantom clock is established by pattern recognition on a serial bit stream of
64 bits, which must be matched by executing 64 consecutive write cycles containing the proper data on
DQ0. All accesses that occur prior to recognition of the 64-bit pattern are directed to memory.
After recognition is established, the next 64 read or write cycles either extract or update data in the
phantom clock, and memory access is inhibited.
Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control
of the chip enable, output enable, and write enable. Initially, a read cycle to any memory location using
the
CE
and
OE
control of the phantom clock starts the pattern recognition sequence by moving a pointer
to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the
CE
and
WE
control of the SmartWatch. These 64 write cycles are used only to gain access to the
phantom clock. Therefore, any address to the memory in the socket is acceptable. However, the write
cycles generated to gain access to the phantom clock are also writing data to a location in the mated
RAM. The preferred way to manage this requirement is to set aside just one address location in RAM as a
phantom clock scratch pad. When the first write cycle is executed, it is compared to bit 0 of the 64-bit
comparison register. If a match is found, the pointer increments to the next location of the comparison
register and awaits the next write cycle. If a match is not found, the pointer does not advance and all
subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the
present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for
a total of 64 write cycles as described above until all the bits in the comparison register have been
matched (Figure 1). With a correct match for 64 bits, the phantom clock is enabled and data transfer to or
from the timekeeping registers can proceed. The next 64 cycles will cause the phantom clock to either
receive or transmit data on DQ0, depending on the level of the
OE
pin or the
WE
pin. Cycles to other
locations outside the memory block can be interleaved with
CE
cycles without interrupting the pattern
recognition sequence or data transfer sequence to the phantom clock.
5 of 20
京公网安备 11010802033920号
EEWORLD
