EEWORLDEEWORLDEEWORLD

Part Number

Search

DJ32210

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum, 10V, 20% +Tol, 20% -Tol, 22uF,
CategoryPassive components    capacitor   
File Size245KB,3 Pages
ManufacturerDUBILIER
Websitehttp://www.dubilier.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

DJ32210 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 10V, 20% +Tol, 20% -Tol, 22uF,

DJ32210 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid763481580
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance22 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter5 mm
dielectric materialsALUMINUM
length11 mm
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package formRadial
method of packingBulk
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)10 V
ripple current60 mA
seriesDJ3
Terminal pitch2 mm
CAPACITORS
Miniaturised case sizes (compatible with CEBM)
Long-life grade (up to 2000 hours @105°C)
Lowest cost high performance electrolytic
The DJ3 offers many excellent characteristics for a multitude of roles.
Its basic specification of high-temperature and small size allows use as
a switching power-supply output capacitor. Smaller values are usable in
all high-temperature circuits, for example, in monitors and automotive
applications.
At lower temperatures, DJ3s offer life-times of well over 10-15 years, for high
reliability equipment.
SECTION 1
ALUMINIUM ELECTROLYTIC HIGH TEMP. DJ3
SPECIFICATION
Item
Rated Working Voltage Range
Operating Temperature Range
Nominal Capacitance Range
Capacitance Tolerance
Leakage Current
Performance Characteristics
6.3 to 100V DC
-40 to +105°C
0.1 to 15000µF
160 to 450V DC
-25 to +105°C
0.47 to 220µF
tan ∂ (120Hz, +20°C)
Maximum Permissible Ripple
Current
± 20%(120Hz, +20°C)
l ≤ 0.01CV or 3[µA] whichever is greater
l ≤ 0.06CV after 2 minutes
application of rated working
voltage at +20°C
Working voltage [V]
6.3
10
16
25
35
50
63
tan ∂
max.
0.22
0.19
0.16
0.14
0.12
0.10
0.09
Working voltage [V]
160
200
250
350
400
450
tan ∂
max.
0.15
0.15
0.15
0.20
0.24
0.24
For capacitance value > 1000µF, add 0.02 per extra 1000µF
Refer to standard products table (120Hz, +105°C)
Correction factor for frequency
Freq. [Hz]
60
120
1K
10K
100K
W.V. [VDC]
CAP [µF]
0.1 ~ 330
0.85
1
1.30
1.40
1.55
6.3 ~ 50
470 ~ 3300
0.95
1
1.15
1.20
1.25
≥ 4700
0.95
1
1.10
1.20
1.20
0.47 ~ 33
0.75
1
1.55
1.65
1.80
63 ~ 100
47 ~ 220
0.75
1
1.40
1.60
1.65
≥ 330
0.80
1
1.30
1.35
1.40
≥ 160
1 ~ 220
0.70
1
1.30
1.70
1.70
100
0.07
OUTLINE DRAWING
L+1
15 min
5
min
P
±
0.5
D ø+0.5
P
5
2.0
0.5
6.3
2.5
8
3.5
10
5.0
0.6
12.5
5.0
16
7.5
0.8
18
7.5
Vinyl Sleeve
ORDERING INFORMATION
DJ3
Range
100
Capacitance
µf
16
Voltage
TA
Options
TA = Tape/Ammo
Blank = Loose
TA = 5mm pitch.
For others add pitch e.g. TA 2mm = 2mm pitch.
48
www.dubilier.co.uk
How to generate a random number in VHDL?
How to generate a random number in VHDL? Answer: The simplest way is: A multi-bit register counts at a high-speed clock, and a button is set outside. Release the button to count, press the button to p...
eeleader-mcu FPGA/CPLD
Common problems in debugging TMS320C2000 series?
[color=#454545]1) Single-step operation is possible, but continuous operation always returns to address 0: Watchdog is not turned off, and continuous operation resets DSP back to address 0. [/color] [...
Jacktang Microcontroller MCU
AT89S51 MCU ISP download cable
Dear seniors: I just learned 51 single chip microcomputer and want to make an ISP download head by myself. So, I want the help of seniors!...
mengdie 51mcu
I would like to ask about WinCE breakpoint debugging. Why does the breakpoint I set not stop? The same breakpoint worked before, but now I don't know where I changed it, and the breakpoint doesn't stop?
I would like to ask why the breakpoints I set do not stop when debugging wince? The same breakpoints worked before, but now they do not stop, I don't know what I changed?...
lgj99988 Embedded System
Multi-clock design strategy for FPGA in large-scale design.pdf
Multi-clock design strategy for FPGA in large-scale design.pdf...
zxopenljx FPGA/CPLD
LC circuit advice
How can I modify this circuit to generate a 25K sine wave?...
tangwei8802429 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2404  2171  1378  17  1627  49  44  28  1  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号