RD28F1604C3T90 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> RD28F1604C3T90

RD28F1604C3T90: Description3 VOLT INTEL Advanced+BootBlock FlashMemory(C3)Stacked-ChipScalPackageFamilye; Categorystorage storage; File Size726KB，70 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

RD28F1604C3T90 Overview

3 VOLT INTEL Advanced+BootBlock FlashMemory(C3)Stacked-ChipScalPackageFamilye

RD28F1604C3T90 Parametric

Parameter Name	Attribute value
Parts packaging code	BGA
package instruction	LFBGA, BGA68,8X12,32
Contacts	66
Reach Compliance Code	unknow
Maximum access time	90 ns
Other features	SRAM IS ORGANIZED AS 256K X 16
JESD-30 code	R-PBGA-B66
length	10 mm
memory density	16777216 bi
Memory IC Type	MEMORY CIRCUIT
memory width	16
Mixed memory types	FLASH+SRAM
Number of functions	1
Number of terminals	66
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
organize	1MX16
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Encapsulate equivalent code	BGA68,8X12,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
power supply	3 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum standby current	0.000045 A
Maximum slew rate	0.055 mA
Maximum supply voltage (Vsup)	3.3 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL EXTENDED
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
width	8 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3 Volt Intel

Advanced+ Boot Block

Flash Memory (C3) Stacked-Chip Scale

Package Family

Datasheet

Product Features

■

Flash Memory Plus SRAM

— Reduces Memory Board Space

Required, Simplifying PCB Design

Complexity

Stacked-Chip Scale Package (Stacked-

CSP) Technology

— Smallest Memory Subsystem Footprint

— Area : 8 x 10 mm for 16Mbit (0.13 µm)

Flash + 2Mbit or 4Mbit SRAM

— Area : 8 x 12 mm for 32Mbit (0.13 µm)

Flash + 4Mbit or 8Mbit SRAM

— Height : 1.20 mm for 16Mbit (0.13 µm)

Flash + 2Mbit or 4Mbit SRAM and

32Mbit (0.13um) Flash + 8Mbit SRAM

— Height : 1.40 mm for 32Mbit (0.13 µm)

Flash + 4Mbit SRAM

— This Family also includes 0.25 µm and

0.18 µm technologies

Advanced SRAM Technology

— 70 ns Access Time

— Low Power Operation

— Low Voltage Data Retention Mode

Intel

Flash Data Integrator (FDI)

Software

— Real-Time Data Storage and Code

Execution in the Same Memory Device

— Full Flash File Manager Capability

■

Advanced+ Boot Block Flash Memory

— 70 ns Access Time at 2.7 V

— Instant, Individual Block Locking

— 128 bit Protection Register

— 12 V Production Programming

— Ultra Fast Program and Erase Suspend

— Extended Temperature –25 °C to +85 °C

Blocking Architecture

— Block Sizes for Code + Data Storage

— 4-Kword Parameter Blocks (for data)

— 64-Kbyte Main Blocks (for code)

— 100,000 Erase Cycles per Block

Low Power Operation

— Async Read Current: 9 mA (Flash)

— Standby Current: 7 µA (Flash)

— Automatic Power Saving Mode

Flash Technologies

— 0.25 µm ETOX™ VI, 0.18 µm ETOX™

VII and 0.13 µm ETOX™ VIII Flash

Technologies

— 28F160xC3, 28F320xC3

The 3 Volt Intel

Advanced+ Boot Block Flash Memory (C3) Stacked-Chip Scale Package

(Stacked-CSP) device delivers a feature-rich solution for low-power applications. The C3

Stacked-CSP memory device incorporates flash memory and static RAM in one package with

low voltage capability to achieve the smallest system memory solution form-factor together with

high-speed, low-power operations. The C3 Stacked-CSP memory device offers a protection

the Intel

Flash Data Integrator (Intel

FDI) software, the C3 Stacked-CSP memory device

provides a cost-effective, flexible, code plus data storage solution.

Notice:

This document contains information on new products in production. The specifications

are subject to change without notice. Verify with your local Intel sales office that you have the lat-

est datasheet before finalizing a design.

252636-001

February, 2003

Contents

1.0

Introduction....................................................................................................................................7

1.1

1.2

1.3

1.4

2.0

2.1

Document Conventions ........................................................................................................7

Product Overview .................................................................................................................7

Package Ballout....................................................................................................................8

Signal Definitions ..................................................................................................................9

Bus Operation .....................................................................................................................11

2.1.1 Read ......................................................................................................................11

2.1.2 Output Disable .......................................................................................................12

2.1.3 Standby..................................................................................................................12

2.1.4 Flash Reset............................................................................................................13

2.1.5 Write ......................................................................................................................13

Read Array (FFh) ................................................................................................................13

Read Identifier (90h) ...........................................................................................................13

Read Status Register (70h) ................................................................................................14

3.3.1 Clear Status Register (50h) ...................................................................................14

CFI Query (98h) ..................................................................................................................15

Word Program (40h/10h) ....................................................................................................15

3.5.1 Suspending and Resuming Program (B0h/D0h)....................................................15

Block Erase (20h) ...............................................................................................................16

3.6.1 Suspending and Resuming Erase (B0h/D0h) ........................................................16

Block Locking......................................................................................................................18

3.7.1 Block Locking Operation Summary........................................................................19

3.7.2 Locked State ..........................................................................................................19

3.7.3 Unlocked State ......................................................................................................19

3.7.4 Lock-Down State ...................................................................................................19

3.7.5 Reading a Block’s Lock Status ..............................................................................20

3.7.6 Locking Operation during Erase Suspend .............................................................20

3.7.7 Status Register Error Checking .............................................................................20

128 Bit Protection Register .................................................................................................21

3.8.1 Reading the Protection Register ............................................................................21

3.8.2 Programming the Protection Register (C0h)..........................................................21

3.8.3 Locking the Protection Register .............................................................................22

Power-Up/Down Characteristics.........................................................................................23

Additional Flash Features ...................................................................................................23

4.2.1 Improved 12 Volt Production Programming ...........................................................23

4.2.2 F-VPP < VPPLK for Complete Protection..............................................................23

Absolute Maximum Ratings ................................................................................................24

Operating Conditions ..........................................................................................................25

Capacitance ........................................................................................................................25

Principles of Operation

...............................................................................................................11

3.0

Flash Memory Modes of Operation............................................................................................13

3.1

3.2

3.3

3.4

3.5

3.6

3.7

3.8

4.0

Power and Reset Considerations

..............................................................................................23

4.1

4.2

5.0

Electrical Specifications

.............................................................................................................24

5.1

5.2

5.3

Datasheet

Contents

5.4

5.5

5.6

5.7

5.8

5.9

5.10

5.11

6.0

7.0

DC Characteristics.............................................................................................................. 26

Flash AC Characteristics. ................................................................................................... 29

Flash AC Characteristics—Write Operations...................................................................... 31

Flash Erase and Program Timings(1)................................................................................. 31

Flash Reset Operations ...................................................................................................... 34

SRAM AC Characteristics—Read Operations.................................................................... 35

SRAM AC Characteristics—Write Operations .................................................................... 37

SRAM Data Retention Characteristics—Extended Temperature ....................................... 39

Migration Guide Information

...................................................................................................... 40

System Design Considerations..................................................................................................

7.1

Background......................................................................................................................... 41

7.1.1 Flash + SRAM Footprint Integration ...................................................................... 41

7.1.2 Advanced+ Boot Block Flash Memory Features ................................................... 41

Flash Control Considerations ............................................................................................. 41

7.2.1 F-RP# Connected to System Reset....................................................................... 42

7.2.2 F-VCC, F-VPP and F-RP# Transition .................................................................... 42

Noise Reduction ................................................................................................................. 43

Simultaneous Operation ..................................................................................................... 44

7.4.1 SRAM Operation during Flash “Busy” ................................................................... 45

7.4.2 Simultaneous Bus Operations ............................................................................... 45

Printed Circuit Board Notes ................................................................................................ 45

System Design Notes Summary......................................................................................... 45

7.2

7.3

7.4

7.5

7.6

Appendix A Program/Erase Flowcharts

............................................................................................. 46

Appendix B CFI Query Structure

........................................................................................................ 52

Appendix C Word-Wide Memory Map Diagrams

............................................................................... 59

Appendix D Device ID Table

................................................................................................................ 62

Appendix E Protection Register Addressing.....................................................................................

Appendix F Mechanical and Shipping Media Details........................................................................

Appendix G Additional Information

.................................................................................................... 68

Appendix H Ordering Information.......................................................................................................

Datasheet

Recommended Resources

Ultrasonic blind pathfinder circuit

Bias and degaussing oscillation circuit of stereo recorder

Wired paging intercom system circuit host working circuit

Sound alarm circuit 03 composed of LM3909

Automatic ten-speed wind speed controller circuit

Circuit diagram: voice control circuit

Simulation is a craft: Simulation technology is a craft. The skill of hardware engineers lies in drawing printed circuit boards, just like the skill of chefs lies in the cooking. Electrical schematics are like recipes, whic...; 七月七日晴 Analog electronics

Darlington and MOS selection problem?: Under the premise that the current can be satisfied, Darlington and MOS can both meet the requirements, but how to choose? Under the condition of the same driving capability, the price of MOS is defin...; bigbat MCU

The reason why programmers don’t have girlfriends!: [b][size=4]Girls nowadays are really good at pretending. I just had a small gathering with some friends at KTV. When we were leaving, the goddess said she was drunk and asked me to take her home. I sa...; qwqwqw2088 Talking

Undertake casio dt930 program development, interested parties QQ: 88483816: I am responsible for the development of casio dt930 program. Interested parties please contact QQ: 88483816...; xyw Embedded System

About the timer triggering multi-channel ADC conversion of MSP430FR5969: As the title says, there is a project that needs to use a timer to trigger the ADC to sample multiple channels of data (for FFT). I have been working on it for several days, reading materials and sear...; dwlovehome Microcontroller MCU

Type-c PD communication: Has anyone debugged the Type-C PD communication part? I have questions to ask for advice. What are SVID, DISCOVERY mode, [color=rgb(0, 0, 0)][font=Cambria][size=9pt]Alternate Mode for? Why do we need ...; cuijier Linux and Android

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components