EEWORLDEEWORLDEEWORLD

Part Number

Search

CL32B224KBDD

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.22uF, 1210,
CategoryPassive components    capacitor   
File Size252KB,9 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Environmental Compliance
Download Datasheet Parametric View All

CL32B224KBDD Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.22uF, 1210,

CL32B224KBDD Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid904420597
package instruction, 1210
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.22 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
length3.2 mm
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 13 Inch
positive tolerance10%
Rated (DC) voltage (URdc)50 V
seriesCL32 (X7R,50V,1.25)
size code1210
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
width2.5 mm
CERAMIC BODY
FEATURE
INNER ELECTRODE
END TERMINATION
CONFIGURATION
AND
DIMENSIONS
Miniature Size
Wide Capacitance, Temperature Compensation and Voltage Range
Highly Reliable Performance
Industry Standard Size
Tape & Reel for Surface Mount Assembly
L
W
T
BW
Code EIA Code
DIMENSION(mm)
L
W
T(MAX)
BW
05
10
21
31
32
43
55
0402
0603
0805
1206
1210
1812
2220
1.0±0.05
1.6±0.1
2.0±0.1
3.2±0.2
3.2±0.3
4.5±0.4
5.7±0.4
0.5±0.05
0.8±0.1
1.25±0.1
1.6±0.2
2.5±0.2
3.2±0.3
5.0±0.3
0.5±0.05
0.8±0.1
1.25±0.1
1.6±0.2
2.5±0.2
2.5±0.2
2.5±0.3
0.2+0.15/-0.1
0.3±0.2
0.5+0.2/-0.3
0.5+0.2/-0.3
0.6±0.3
0.8±0.3
1.0±0.3
PART
NUMBER CODE
CL
1
10
2
C
3
101
4
J
5
B
6
N
7
C
8
SAMSUNG Multilayer Ceramic Chip Capacitor
Type(Size)
Capacitance Temperature Characteristics
Nominal Capacitance
Capacitance Tolerance
Rated Voltage
Option
Packaging Type
3
FPGA clock output problem
In the EP3Cls200 fpGA, the pllout clock output pin says Optional negative terminal for external clock outputs from PLL [1..4]. These pins can only use the differential I/O standard if it is being fed ...
bfxyxxjx FPGA/CPLD
Qt Learning Road 31: Snake Game (1)
[p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]After a period of study,...
兰博 Embedded System
Electronic Engineering Dictionary
Electronic Engineering Dictionary....
cnxex Analog electronics
Design principle of intelligent wireless anti-theft alarm (with photos)
Good information, please share....
工一 DIY/Open Source Hardware
Half the size, twice the power! - Gallium nitride technology revolutionizes robotics, renewable energy, telecommunications and more
[align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-0 0-01-15/4645.102418_5F0...
alan000345 Energy Infrastructure?
Problems when laying out PCB board of AD09
When using AD09 to lay out the PCB board, the vias cannot connect to the wires. The vias are bypassed as obstacles, or the network in the via properties after connecting the vias is not consistent wit...
碧水2012 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 59  2370  1864  2085  6  2  48  38  42  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号