EEWORLDEEWORLDEEWORLD

Part Number

Search

RLR20C1580FR

Description
RESISTOR, METAL FILM, 0.5W, 1%, 100ppm, 158ohm, THROUGH HOLE MOUNT, AXIAL LEADED
CategoryPassive components    The resistor   
File Size66KB,1 Pages
ManufacturerSIXNET
Websitehttp://www.sixnet.com/index.cfm
Download Datasheet Parametric View All

RLR20C1580FR Overview

RESISTOR, METAL FILM, 0.5W, 1%, 100ppm, 158ohm, THROUGH HOLE MOUNT, AXIAL LEADED

RLR20C1580FR Parametric

Parameter NameAttribute value
Objectid1927671910
package instructionAXIAL LEADED
Reach Compliance Codeunknown
ECCN codeEAR99
structureTubular
Lead diameter0.81 mm
Lead length38.1 mm
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Minimum operating temperature-65 °C
Package diameter3.51 mm
Package length11.43 mm
Package shapeTUBULAR PACKAGE
Package formAxial
Rated power dissipation(P)0.5 W
Rated temperature70 °C
resistance158 Ω
Resistor typeFIXED RESISTOR
surface mountNO
technologyMETAL FILM
Temperature Coefficient100 ppm/°C
Terminal shapeWIRE
Tolerance1%
Operating Voltage350 V
Novice design STM32F103 minimum system
Dear experts, I designed the minimum system of STM32F103 according to the Internet. Since I am a novice, I am not sure about the wiring. Can you help me find out what the problem is? Thank you....
leafji stm32/stm8
How to design a 15~35HZ passive low-frequency bandpass filter?
My boss only told me that the frequency response range should be 15~35HZ, 3db bandwidth, mainly composed of R\L\C. I would like to ask the elder brothers and sisters to help me with where to start? Ho...
八月雨 Embedded System
How to load ipv6 module in embedded Linux
How to load ipv6 module in embedded Linux? Can ipv6 module be compiled into kernel? If compiled into kernel module, do we only need to load ipv6.ko? How to confirm whether ipv6 is loaded successfully?...
fap520 Linux and Android
High-speed PCB wiring experience sharing
[color=#3e3e3e][size=14px]High-speed PCB wiring experience: [/size][/color] [color=#3e3e3e][size=14px] 1. When connecting more than 3 points, try to let the line pass through each point in turn to fac...
一直在路上吧 PCB Design
Design of interpolation filter based on FPGA
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...
njiggih FPGA/CPLD
Quartus II/Nios II/DSP Builder/ModelSim_Altera versions download address:
[url=ftp://ftp.altera.com/outgoing/release/]ftp://ftp.altera.com/outgoing/release/[/url]...
wanggq FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2727  1567  196  4  1576  55  32  4  1  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号