EEWORLDEEWORLDEEWORLD

Part Number

Search

12063C155KER6B0

Description
Ceramic Capacitor, Ceramic
CategoryPassive components    capacitor   
File Size212KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

12063C155KER6B0 Overview

Ceramic Capacitor, Ceramic

12063C155KER6B0 Parametric

Parameter NameAttribute value
Objectid1809863785
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.9
capacitance1.5 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.8 mm
JESD-609 codee0
length3.4 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWaffle Pack
positive tolerance10%
Rated (DC) voltage (URdc)25 V
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
width1.8 mm
Space Level BME MLCCs
EPPL II ESA Approved (ESCC 3009)
The AVX Space BME ( Base Metal Electrode ) X7R surface
mount MLCC utilizes the leading edge technology in MLCC
construction and processing. This technology delivers high
reliability with a superior capacitance voltage capability
compared to conventional technologies. The higher
capacitance values in the smaller case sizes not only
reduces the amount of board space used but also the
weight of the components. The surface mount components
also incorporate Flexiterm
®
, which greatly improves the
resistance to the mechanical stress of the MLCCs.
FEATURES
• Higher CV capability than PME capacitors resulting in reduced weight of components.
• Use of Flexiterm
®
technology for enhanced mechanical stress resistance.
• EPPL II ESA Approved, (ESCC 3009)
• A wide range of case sizes: 0603-1812
• A wide voltage range: 16-100V
HOW TO ORDER
0603
Size
0603 (var 01)
0805 (var 02)
1206 (var 03)
1210 (var 04)
1812 (var 05)
5
Voltage
Y = 16V
3 = 25V
5 = 50V
1 = 100V
C
Dielectric
C = X7R
103
K
E
7
2
C
0
LAT Code
0 = No LAT
1 = LAT 1
2 = LAT 2
3 = LAT 3
Capacitance
Capacitance
Failure
Terminations
Packaging Special Code
Code (In pF)
Tolerance
Rate
6 = Waffle pack B = Test level B
R = Sn/Pb
J = ± 5%
E = ESCC
C = Test level C
2 Sig. Digits +
(10% Pb Min)
K = ±10%
Number of Zeros
e.g. 102 = 1000pF M = ± 20%
DIMENSIONS:
inches (mm)
W
L
T
t
Min.
Max.
(L) Length
1.45 (0.057) 1.75 (0.069)
(W) Width
0.65 0.026) 0.95 (0.037)
(T) Thickness
1.00 (0.039) Max.
(t) terminal 0.20 (0.008) 0.50 (0.020)
Size
0603
0805
1206
1210
1812
Min.
Max.
4.20 (0.165) 4.80 (0.189)
3.00 (0.118) 3.40 (0.124)
2.80 (0.110) Max.
0.25 (0.010) 0.95 (0.037)
Min.
Max.
Min.
Max.
Min.
Max.
1.80 (0.071) 2.20 (0.087) 3.00 (0.118) 3.40 (0.134) 3.00 (0.118) 3.40 (0.124)
1.05 (0.041) 1.45 (0.057) 1.40 (0.055) 1.80 (0.071) 2.30 (0.091) 2.70 (0.106)
1.52 (0.060) Max.
1.80 (0.071) Max.
2.80 (0.110) Max.
0.25 (0.010) 0.75 (0.030) 0.25 (0.010) 0.75 (0.030) 0.25 (0.010) 0.75 (0.030)
2
NXP LPC1549@eeworld
NXP LPC1549@eeworld 1. Understand LPC 1549 Xpresso LPC1549 minimum system and then add the link debugging part based on lpc4322basic LED, basic button test hardware, and also make the expansion interf...
蓝雨夜 NXP MCU
I want to use two timers in a holtek microcontroller. Can I use it?
In the program, a standard timer TM0 is used to implement a timer interrupt delay of 100us. Now, an NTC temperature measurement function for RC charging and discharging is added. I saw on the Internet...
夏尔 MCU
Performance introduction and application of infrared receiver dedicated module
Performance introduction and application of infrared receiver dedicated module...
xtss Analog electronics
[FPGA Technology] Offset Constraints and Diagrams
The skew constraint refers to the constraint between data and clock . The skew constraint specifies the timing relationship between the external clock and the data input and output pins. It is only us...
eeleader FPGA/CPLD
About interrupt timing
For example, in a system, there is keyboard scanning, LED dynamic display, and interruption in the system. How to set the interruption time constant so that it does not interfere with the display, tha...
dlw123 Embedded System
Original: 7-segment digital tube pin sequence and decoding driver integrated circuit 74LS47, 48
7-segment digital tube pin sequence and decoding driver integrated circuit 74LS47, 48 Here is an introduction to the 7-segment digital tube as shown in the figure below [font=楷体_GB2312][b][size=4][col...
weigaole Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 521  335  2536  2520  2453  11  7  52  51  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号