BC105C223JZT6AA1 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> BC105C223JZT6AA1

BC105C223JZT6AA1: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.022uF, Surface Mount, 1210, CHIP; CategoryPassive components capacitor; File Size141KB，8 Pages; ManufacturerAVX

Download Datasheet Parametric View All

BC105C223JZT6AA1 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.022uF, Surface Mount, 1210, CHIP

BC105C223JZT6AA1 Parametric

Parameter Name	Attribute value
Objectid	145115877429
package instruction	, 1210
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	6.88
capacitance	0.022 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.02 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Waffle Pack
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
size code	1210
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin (Sn)
Terminal shape	WRAPAROUND
width	2.5 mm

Preview

Download Datasheet

View All

COTS Plus - BC Series

General Specifications

GENERAL DESCRIPTION

Extended range MLCCs for avionic, defense, and space applications have

been available from AVX for many years, typically to customer specification

control documents. The COTS PLUS - BC series now consolidates the main

test options into standard catalog offerings, eliminating the need to generate

custom specifications for each application. Key test options from MIL-PRF-

55681 are applied to BME and PME devices in NP0 and X7R temperature

characteristic dielectrics.

PRODUCT ADVANTAGES

• Higher CV capability than standard PME

• BME and PME technology

• Voltage Range up to 500V

APPLICATIONS

Defense/Aerospace

• Extended Range MLCC for all Applications

• Low weight/payload, small footprint

• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling

HOW TO ORDER

Series

Size

02 = 0402

03 = 0603

05 = 0805

06 = 1206

10 = 1210

12 = 1812

13 = 1825

102

Capacitance

Code (In pF)

2 Sig. Digits +

Number of

Zeros

Extened Test Level

0 = Not Applicable

1 = DPA IAW EIA-469

2 = 85/85 @ RV for 96 hours

3 = DPA and 85/85 @ RV

Dielectric

Voltage

Z = 10V A = C0G (NP0)

Y = 16V C = X7R

3 = 25V

5 = 50V

1 = 100V

2 = 200V

V = 250V

7 = 500V

Capacitance

Failure Rate

Termination

Tolerance

Z = COTS Plus T = 100% TN

B = ±.10 pF

B = Tin/Lead

C = ±.25 pF

(5% min Lead)

D = ±.50 pF

J = Tin/Lead (60/40)

F = ±1% (≥ 10 pF)

G = ±2% (≥ 10 pF)

J = ±5%

K = ±10%

M = ±20%

* B, C & D tolerance for ≤10 pF values.

Packaging

Base Group A Test Level

1 = 7" T&R

AA = Group A per MIL-PRF-55681

3 = 13" T&R

SA = Group A per MIL-PRF-55681

6 = Waffle Pack

with SLDC

(SLDC = Single Lot Date Code)

9 = Bulk

CONFORMANCE TEST LEVELS

Base Group A Test Options

Voltage Conditioning IAW MIL-PRF-55681

Elevated IR Sample

Visual and Mechanical Inspection

Solderability

Single Lot Date Code (SLDC)

Group A Data Summary

✓

Extended Test Options

Not Applicable

DPA IAW EIA-469

85°C/85% RH @ Rated Voltage / 96 Hrs

DPA and 85/85 @ Rated Voltage

Code

081516

Recommended Resources

Multivibrator circuit composed of ne555

Transformer gas protection circuit

Fuse blown centralized monitoring circuit 3

Flashing lights that make bird calls

TPS201 practical example circuit diagram

Computer motherboard circuit diagram 440LX2_33

High score solution: Under wince, both the exe and the called dll use cedit, but they cannot be displayed: In the Gaofen Solver exe program, two edits are dynamically created in OnInitDialog, one of which is created through the dll export function and the other is created by itself. It turns out that the t...; musli Embedded System

【Signal Processing】FPGA Design of Digital Signal Processor Based on DSP Builder: DSP technology is widely used in various fields, but the traditional digital signal processor has a low data processing speed due to its sequential operation, and lacks flexibility in functional recon...; cillyfly FPGA/CPLD

Verilog Golden Reference GuideVerilog Golden Reference Guide: [i=s]This post was last edited by paulhyde on 2014-9-15 09:14[/i] Verilog Golden Reference GuideVerilog Golden Reference GuideVerilog Golden Reference Guide...; wangwei20060608 Electronics Design Contest

PIC microcontroller programming process and connection: PIC programming process and PICKIT3 connection...; michael88888888 Microchip MCU

CC3220S-LaunchPad Power-on First Experience: [i=s] This post was last edited by Digital Leaf on 2017-12-14 16:02 [/i] [size=4] It took only 4 days from placing the order to receiving the express delivery. I rested on the weekend and received the...; 数码小叶 Wireless Connectivity

Come in and take a look, I guarantee you won't regret it! You can get points!: Fortune 500 companies in Shanghai recruiting 1.SE position requirements: 1. More than 3 years of Linux core/application software development 2. Familiar with object-oriented design, C++, UML and XML 3...; liangbo_01 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components