EEWORLDEEWORLDEEWORLD

Part Number

Search

550C532M300CF1ES

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum, 300V, 20% +Tol, 20% -Tol, 5300uF,
CategoryPassive components    capacitor   
File Size432KB,8 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance
Download Datasheet Parametric View All

550C532M300CF1ES Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 300V, 20% +Tol, 20% -Tol, 5300uF,

550C532M300CF1ES Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid844391163
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL6.98
capacitance5300 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter64.11 mm
dielectric materialsALUMINUM
ESR23.4 mΩ
length143.642 mm
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package formScrew Ends
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)300 V
ripple current17500 mA
series550C
Terminal pitch28.58 mm
Type 550C 105 °C High Ripple, Inverter Grade, Aluminum
Ultra-Ripple, Long Life Screw Terminal Type
Type 550C is the standard for motor drive and other high-ripple, long-
life applications. It boasts more than 25% extra ripple capability per
can size, but less capacitance than Type 520C. Expected operating
life is more than 100,000 hours in typical applications. Type 550C is
rated for 10,000 h life with full ripple current, rated voltage, 85 ºC and
100 lfm airflow while mounted horizontally. Horizontal mounting is
more severe than vertical mounting. The extended cathode foil of the
550C assures heat flow from the capacitor element to the can in all
orientations.
Highlights
Specifications
Temperature Range
Rated Voltage Range
Capacitance Range
Capacitance Tolerance
Leakage Current
Ripple Current Multipliers
- 10,000 hour load life
- Ripple current to 105 amps
- ESRs to 7 mΩ
–40 °C to +105 °C
200 Vdc to 500 Vdc
91 µF to 35,000 µF
–10% +50%
≤3 √CV µA, 4 mA max, 5 minutes
Ambient Temperature
45 ºC
1.66
Frequency
55 ºC
1.52
65 ºC
1.37
75 ºC
1.20
85 ºC
1.00
95 ºC
0.75
105 ºC
0.36
50 60 120 360
Hz Hz Hz Hz
1 3/8” & 2 1/2” Diameters
200 to 350 V
0.77 0.82 1.00 1.21
400 to 500 V
0.73 0.78 1.00 1.33
3” & 3 1/2” Diameters
200 to 350 V
0.80 0.85 1.00 1.17
400 to 500 V
0.73 0.79 1.00 1.31
1
5 10 kHz
kHz kHz & up
1.32 1.37 1.38
1.53 1.66 1.68
1.24 1.28 1.29
1.51 1.63 1.65
Low Temperature Characteristics
Endurance Life Test
Impedance ratio: Z
–20⁰C
∕ Z
+25⁰C
≤ 3 (200–500 Vdc)
10,000 h at full load at 105 °C
∆ Capacitance ±20%
ESR 200% of limit
DCL 100% of limit
500 h at 105 °C
Capacitance 100% of limit
ESR 100% of limit
DCL 100% of limit
10 to 55 Hz, 0.06” and 10 g max, 1.5 h each of two axis
RoHS Compliant
Shelf Life Test
Vibration
CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800
MAX7044 and MAX7033
Has anyone used these two chips? What is the data input from the DATA pin of MAX7044 through the MCU? If some binary numbers are input from the DATA pin, how will it be reflected when it is transmitte...
gaowei821029 Embedded System
TFT LCD screen display image problem
On the DE2-70 board, a picture is displayed on the TFT LCD screen through the sopc system. The LCD screen is 240*400, but part of the picture cannot be displayed. What's going on? Can any hero give me...
smartuman FPGA/CPLD
directshow camera resolution
HRESULT hr; IBaseFilter *pCap; CComPtrpCGB2;hr = pCGB2.CoCreateInstance (CLSID_CaptureGraphBuilder, NULL, CLSCTX_INPROC);IAMStreamConfig *pConfig = NULL;hr = pCGB2-FindInterface(PIN_CATEGORY_CAPTURE, ...
denniao Embedded System
2011 National Undergraduate Electronic Design Competition Questions
[i=s] This post was last edited by paulhyde on 2014-9-15 04:26 [/i]2011 National Undergraduate Electronic Design Competition Questions...
謃塰 Electronics Design Contest
I want the answer to question F of the 2012 Jiangsu National Undergraduate Electronic Design Competition. It is best to use Verilog HDL programming based on FPGA.
It is best to use Verilog hdl programming based on FPGA, design of sine wave signal source for impedance network test...
gly2009 FPGA/CPLD
What is the best tutorial for Altium Designer Winter 09?
Which book explains it more clearly and is more suitable for people who are starting from scratch? Thank you for your advice....
aabbccddee2 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 76  653  2171  92  718  2  14  44  15  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号