EEWORLDEEWORLDEEWORLD

Part Number

Search

DTS26S15-19JC-6149

Description
MIL Series Connector, 19 Contact(s), Stainless Steel, Female, Crimp Terminal, Plug
CategoryThe connector    The connector   
File Size29MB,290 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

DTS26S15-19JC-6149 Overview

MIL Series Connector, 19 Contact(s), Stainless Steel, Female, Crimp Terminal, Plug

DTS26S15-19JC-6149 Parametric

Parameter NameAttribute value
Objectid7192306893
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL9.5
Other featuresSTANDARD: MIL-DTL-38999, EMI SHIELDED, POLARIZED
Back shell typeSOLID
Body/casing typePLUG
Connector typeMIL SERIES CONNECTOR
Contact point genderFEMALE
Coupling typeTHREADED
DIN complianceNO
empty shellYES
Environmental characteristicsCORROSION/ENVIRONMENT/FLUID RESISTANT
Filter functionNO
IEC complianceNO
MIL complianceYES
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE
OptionsGENERAL PURPOSE
Shell surfaceNICKEL PLATED
Shell materialSTAINLESS STEEL
Housing size15
Termination typeCRIMP
Total number of contacts19
MIL-DTL-38999
Circular Connectors
And 38999-Style Connectors
Withstand Harsh Environments with
Rugged, Capable Connectors for Signal, Power,
Control, and Optical Needs
AEROSPACE, DEFENSE & MARINE
/// MIL-DTL-38999 CIRCULAR CONNECTORS
The difference between a screen splitter and a screen processor
[font=Verdana] In closed-circuit surveillance, both splitters and multi-image processors refer to things that enable a screen to display multiple images at the same time. The difference is that the sp...
Industrial Control Electronics
About DS-5 debugging bare board FPGA
According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...
guorui200901 FPGA/CPLD
VHDL frequency division
My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...
wenhuawu FPGA/CPLD
[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04
[i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...
MianQi RF/Wirelessly
at91rm9200 u-boot burning problem
I want at91rm9200 to boot from flash. I see the partition table. I need to burn boot.bin, u-boot.gz, uImage, and finally the u-boot environment variables. Where can I find the boot.bin and environment...
lijiamin11 Embedded System
Why is serial faster than parallel?
Last week we sent out a 32G USB flash drive in an event. People also shared their comparison of the transmission speed of this USB flash drive on the forum. Some people questioned that USB only relies...
eric_wang Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1366  2437  156  1062  959  28  50  4  22  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号