EEWORLDEEWORLDEEWORLD

Part Number

Search

FP2001683612CXBC

Description
Array/Network Resistor, Isolated, Thin Film, 36100ohm, 0.2% +/-Tol, -25,25ppm/Cel, 4427,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP2001683612CXBC Overview

Array/Network Resistor, Isolated, Thin Film, 36100ohm, 0.2% +/-Tol, -25,25ppm/Cel, 4427,

FP2001683612CXBC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid971408523
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.2
structureFlatpack
Network TypeIsolated
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.03 mm
Package length11.18 mm
Package formSMT
Package width6.73 mm
resistance36100 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP200
size code4427
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Tolerance0.2%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Embedded real-time operating system SylixOS will be open source this year!!!
SylixOS real-time embedded system is a real-time operating system designed specifically for complex time-critical embedded applications. It has good real-time performance and strong stability. The fir...
wfy3200590 Embedded System
Convert assembly language of MCU DS18b20 temperature sensor to C language, please help!
I learned assembly language for microcontrollers and did an experiment with DS18B20. I want to learn C language development through this experiment. If you have an assembly program, could an expert pl...
lisazhou_EE Programming Basics
Using MSP430G2553 to make a normal working test program for subway shield door relay
Use MSP430G2553 to make a normal working detection program for the subway shield door relay. Use a leakage current sensor to detect and then convert the data to the microcontroller to determine whethe...
神之雷鸣 Microcontroller MCU
When synthesizing ISE14.6 CPLD, FIT displays a warning that the ISE project library cannot be found. The details are as follows:
WARNING: Cpld - Unable to retrieve the path to the iSE Project Repository. Will use the default filename of 'plv.ise'. ISE14.6 is installed on the D drive. Create a new project on the C drive. The pro...
manyou11 FPGA/CPLD
What does this picture mean when quartus downloads the program?
I'm a beginner, if anyone knows please let me know....
硕果累累 FPGA/CPLD
An overvoltage problem
[Ask if you don't understand] The following figure is a partial schematic diagram of a flyback switching power supply. The P and NE in the upper part are the two ends of the DC bus capacitor, and the ...
shaorc Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 95  1951  179  364  1919  2  40  4  8  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号