EEWORLDEEWORLDEEWORLD

Part Number

Search

DE09S565MTLF

Description
D-sub standard connectors Dsub R/A stb 9P socket
CategoryThe connector   
File Size2MB,72 Pages
ManufacturerFCI [First Components International]
Environmental Compliance  
Download Datasheet Parametric View All

DE09S565MTLF Online Shopping

Suppliers Part Number Price MOQ In stock  
DE09S565MTLF - - View Buy Now

DE09S565MTLF Overview

D-sub standard connectors Dsub R/A stb 9P socket

DE09S565MTLF Parametric

Parameter NameAttribute value
ManufactureFCI
Product CategoryD-Sub Standard Connectors
RoHSYes
Number of Positions9
Number of Rows2
GendeFemale
Mounting AngleRigh
Termination StyleThrough Hole
Current Rating5 A
PackagingBulk
Factory Pack Quantity100
ELECTRONICS
D-Subminiatures
Connectors and accessories
WEB Product Catalogue
(2008 August revision)
Details of the inductor three-point circuit
As shown in the figure, Uf/Uo=F So why is the equivalent resistance seen from ab Ri/F^2?Please explain it to me in detail. Thanks, experts....
bin123186 Analog electronics
[helper2416] The second part of the summary of GDB remote debugging skills of the helper2416 development board
[p=26, null, left][font=宋体][size=3][color=#ff00ff]1. Generate a debuggable program[/color][/size][/font][/p][p=26, null, left][font=宋体][size=3][color=#ff00ff]For example, a source file: main.cpp[/colo...
陌路绝途 Embedded System
ADF4158 write timing cannot respond
[i=s]This post was last edited by 285062025 on 2014-10-16 15:42[/i] The program for writing the timing of the control lines SPI_CS SPI_CLK SPI_MOSI connected to ADF4158 for debugging ADF5148 is: void ...
285062025 ADI Reference Circuit
Lwip raw api application problem without operating system
I am currently using FPGA to do network experiments and testing the performance of lwip in raw mode. S3e 500 board, mb core + xilkernel4.0 + lwip130, has been tuned, ping function, tcp and udp data tr...
pocker5200 Embedded System
Quartus adds phase-locked loop problem
There are not three phase-locked loops? The hint is that there are two, and there are only two input clocks, so two phase-locked loops are used, and the other one is not used?...
tianma123 FPGA/CPLD
mega16 assembly
mega16 assembly...
ahshan MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1021  1072  2462  2578  1064  21  22  50  52  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号