The information given in this document are as a guideline only. We reserve the right to modify our products in any way we deem necessary. Any duplication is prohibited, unless approved in writing.
E13/B
Shell Plating
1
= Bright Tin / Nickel
2
= Nickel
Contact Plating
0
1
2
3
4
=
=
=
=
=
Flash Fold
0.4µm (15µ") Gold
0.76µm (30µ") Gold
Full Flash Gold
1.27µ” (50µ") Gold
Bottom Connector
1
2
3
4
5
6
7
8
9
K
D
E
F
G
M
N
P
Q
R
S
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
9 Pos. Male
9 Pos. Female
15 Pos. Male
15 Pos. Female
25 Pos. Male
25 Pos. Female
15 Pos. High Density Female
50 Pos. Female SCSI
26 Pos. High Density Female
15 Pos. High Density Male
37 Pos. Male
37 Pos. Female
44 Pos. High Density Male
44 Pos. High Density Female
62 Pos. High Density Male
62 Pos. High Density Female
78 Pos. High Density Male
78 Pos. High Density Female
9 Pos. Male + 9 Pos. Male
9 Pos. Female + 9 Pos. Female
For special request, please consult factory
Do not hesitate to contact us for further information
I2C_Config IIC_Configt ={0, //Master mode0,(20-5), //scl low time(20-5),1,0,0x4EA0,(75-1) } 1. What is the master mode? 2. The effective time of the SCL clock pulse low level is (20-5). What does this...
The FPGA has a large amount of IO. If it is not for special purposes, many IOs are basically the same. When the FPGA is connected to peripheral chips such as memory,In order to facilitate wiring, the ...
[i=s] This post was last edited by damiaa on 2016-12-27 21:36 [/i] [b][size=3] NUCLEO-stm32F413ZH Evaluation 1-----DAC [/size][/b][b][size=3]Program Trial [/size][/b][size=2] [/size] [size=2]Next, let...
I downloaded VIVI, and now I wonder what IDE it was compiled with. My system is XP, I can compile it with ADS or MDK. My goal is to compile the boot bin file myself and download it to nandflash. Pleas...
I have been cheated many times when buying chips from Taobao. This time I encountered this situation again. I have completely lost confidence in Taobao's original chips.
This time I bought some materi...