EEWORLDEEWORLDEEWORLD

Part Number

Search

SS2-012-H140/08-55C

Description
Board Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Receptacle
CategoryThe connector    The connector   
File Size360KB,1 Pages
ManufacturerE-tec Interconnect Ltd.
Environmental Compliance  
Download Datasheet Parametric View All

SS2-012-H140/08-55C Overview

Board Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Receptacle

SS2-012-H140/08-55C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1162337378
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT
Board mount optionsPEG
subject depth0.175 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGold (Au)
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance1000000000 Ω
insulator materialNYLON
JESD-609 codee4
Manufacturer's serial numberSS
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
PCB contact row spacing5.461 mm
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts12
2.54mm pitch
- SMT -
Pin Header
single & dual row
Foot style :
APPLICATION
AND
FEATURES
Standard: tube packing
and without “pick & place pad”
Standard Pin code
01,
others on
request
Mating with 2.54mm female headers
Foot style:
140
PCB
140
Surface Mount Layout
141
140
(dual row)
140
(single row)
141
(single row)
- 40°C to +105°C
+250°C
+0/-5°C
for 5sec.
Brass
Nylon
UL 94 V-0
SPECIFICATIONS
Current rating
Insulator resistance
Withstanding voltage
1A
1000 MΩ min.
500 V AC
Operating temperature
Processing temperature
Contact material
(RoHS compliant)
Insulator material
(RoHS compliant)
How to order
SS x - xxx - H 140 / xx -
55
X
Rows
Nbr of
pins
004
Insulator
style
Foot
style
140
141
Pls. choose
140
style
if odd pin
count.
Pin
DIM“A” DIM“B” DIM“C”
code
(mm) (mm) (mm)
00
01
02
03
04
05
06
07
08
09
10
11
12
13
5.00
6.00
10.70
14.20
6.00
10.70
6.00
4.00
9.60
8.13
3.00
8.10
3.23
4.85
1.00
1.82
1.27
0.64
0.64
1.82
1.27
1.00
1.90
1.27
1.96
0.72
3.22
2.30
1.50
2.54
2.54
2.54
2.54
2.54
2.54
1.50
2.54
2.54
2.54
2.54
2.54
2.54
Plating
Packing and “pick & place pad”
Option
without “locating pegs”
1
single row
to
040
004
to
040
H
(=Standard )
if DIM“C”=2.54mm
A
=
tube packing; with pick & place pad
B
=
reel packing; with pick & place pad
55
=gold
Other platings
on request
with “locating pegs”
( only available for dual row pin headers )
TH
if DIM“C”=1.50mm
2
dual row
Please note:
1.50mm Insulator
is only available
without locating
peg.
140
C
=
tube packing; w/o pick & place pad
D
=
tube packing; with pick & place pad
E
=
reel packing; with pick & place pad
Other dimensions on request
63
Use PCA/PWM module to adjust PWM phase
When PCA is in high-speed output mode (outputting PWM wave), the output flips when a set comparison value is reached, and no interrupt is made. Then, when the match occurs, does the value of the compa...
kbj305 Embedded System
FPGA-specific terminology glossary.pdf
FPGA-specific terminology glossary.pdf:):):)...
白丁 FPGA/CPLD
Capacitor component failure
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:54[/i] [color=#2b2b2b][font=simsun, arial, helvetica, clean, sans-serif]The common failure modes of capacitors are: breakdown, open cir...
qwqwqw2088 Mobile and portable
quartus ii 11.0 and pcie
I used Quartus II 11.0 to generate a PCIE IP core and then used ModelSim to simulate the automatically generated Chaining DMA example. The error Failure: SUCCESS: BFM model not available! Then I searc...
xiha FPGA/CPLD
About the replacement of EPCS64SI16N
EPCS64SI16N is too expensive~~~Is there a cheaper replacement~~~~~~~It would be best if it does not require program modification...
lp3861052 FPGA/CPLD
Help, about xilinx frequency division
I'm a novice and I've never used xilinx before. Now I want to use PLL to divide the 50M system clock into 48M. I don't know how to write it. Please help me....
小范fpr FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1220  2596  630  2113  628  25  53  13  43  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号