EEWORLDEEWORLDEEWORLD

Part Number

Search

CC1-F7CH1B820JSPW

Description
Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, CH, -/+60ppm/Cel TC, 0.000082uF,
CategoryPassive components    capacitor   
File Size598KB,4 Pages
ManufacturerFenghua (HK) Electronics Ltd.
Download Datasheet Parametric View All

CC1-F7CH1B820JSPW Overview

Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, CH, -/+60ppm/Cel TC, 0.000082uF,

CC1-F7CH1B820JSPW Parametric

Parameter NameAttribute value
Objectid764103775
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL6.2
capacitance0.000082 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high9.5 mm
length7 mm
negative tolerance5%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package formRadial
method of packingBulk
positive tolerance5%
Rated (DC) voltage (URdc)50 V
seriesCC1
Temperature characteristic codeCH
Temperature Coefficient60ppm/Cel ppm/°C
Terminal pitch5 mm

CC1-F7CH1B820JSPW Preview

CERAMIC DISC CAPACITOR
HOW TO ORDER
CC1
1
F
2
7
3
SL
4
1
5
B
6
331
7
J
8
S
9
P
10
W
11
1
Capacitor Type Code
Type
CC1
CC81
CT1
CT81
CS1
CT7
Low voltage temperature compensated disk ceramic capacitor
High voltage temperature compensated disk ceramic capacitor
Low voltage high dielectric constant disk ceramic capacitor
High voltage high dielectric constant disk ceramic capacitor
Semiconductor dielectric insulator disk ceramic capacitor
Alternating current disk ceramic capacitor
2
Rated voltage
D
16V
E
25V
F
G
J
K
L
N
M
P
Q
X
Y
Letter symbol
rated voltage
50V 100V 160V 250V 500V 1KV 2KV 3KV 4KV 250VAC 400VAC
3
Diameter
symbol
diameter(mm)
4
4.0
5
5.0
6
6.0
7
7.0
8
8.0
9
9.0
10
10.0
12
12.0
4
EIA
Temperature coefficient:Please consider temperature characteristics and EIA code
5
Lead style
symbol
1
2
3
4
5
6
7
8
9
(
(
23mm)b
17mm)b
(
)
(b )
(a )
(a )
(c )
(c )
(w )
Style
Straight lead (length 23mm)
Straight lead (length 17mm)
Cutting lead (short lead)
Tape straight lead
Tape small inside kink
Tape large inside kink
Double inside kinks
Double outside kinks
Outside kink
1
6
Lead Spacing
symbol
A
B
D
E
Lead spacing(mm)
2.5 0.5
5.0 0.5
7.5 0.5
10.0 0.5
7
1R0
4R7
100
560
821
102
-----
Standard capacitance
1PF
4.7PF
10PF
56PF
820PF
1000PF
-----
0
R
pF
3
Note: The unit of standard capacitance if consisting of 3 digits,
the first and second digits stand for effective value of the Standard
capacitance;third digit indicates the number of zeros; R indicates
decimal.
8
EIA
Capacitance tolerance, Please consider EIA code
J
K
M
S
Z
9
Packing style
symbol
T
S
Packing style
Tape
bulk
10
Enclosure style
code
E
P
Enciosure style
Epoxy resin
Phenol resin
11.W-
Lead-Free
TEMPERATURE CHARACTERISTICS
:
X10
-6
/
0 60
NP0
N750
P140 N1000(SL)
EIA
C0H
U
2
J
S
2
L
JIS
GB
CH
UJ or U
2
J
SL or S
2
L
750
140
120
1000
2
CERAMIC DISC CAPACITOR
EIA
EIA CODE
The Second Letter
5: 85
7: 125
The Third Letter
P: 10
R: 15
U: 22
V: 22
56
82
The First Letter
Y:
Z:
25
10
DIMENSIONS
a
Tmax
Dmax
b
Tmax
c
Tmax
Dmax
Dmax
2.5max
2.5max
11max
17min
F 0.8
0.2
F 0.8
0.2
d 10%
d 10%
F 0.8
0.2
d 10%
EIA JIS
NOTE: Lead style and distance are fit of JIS and EIA standard. Other we can produce with customers requirement.
3
2.5max
CC1
CC1 TEMPERATURE COMPENSATED CAPACITOR
FEATURE:
Low DF, stable capacitance, the linear capacitance change with
temperature. Designed from all series T.C suits for resonant circuit
and temperature compensated circuit.
:
25
85
Operating Temperature Range:-25
0
C +85
0
C
Capacitance Range
D
Max
(mm)
Dimension
4.0
4.5
5.0
6.0
7.0
8.0
9.0
10.0
12.0
NPO
(CH)
1
1
22
47
70
86
100
120
15
30
50
68
82
100
120
150
(Capacitance Range) PF
N750
(UJ)
5
10
70
82
68
100
150
180
1
30
150
180
240
360
500
600
820
120
150
220
250
330
470
560
680
1000
50 500V
SL
(U
R
)
operating
voltage
100 200
160 220
200 260
270 330
330 560
------
Test Voltage:2.5U
R
.
I.R:Insulation resistance R
i
10000M .
tangent of loss angel
5 PF C 30PF, tg
1/(400 20C)
C>30PF, tg
0.0015
C 5pF
Please consult your requirements to factory
4
FPGA giant Xilinx adjusts strategy to expand market
With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...
frozenviolet Automotive Electronics
Array definition in SRAM
How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...
小喇叭 Microcontroller MCU
FileMapping is abnormal after reading a file with size <= 4096!
Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...
xxc555 Embedded System
How to learn the Zigbee development protocol stack
I would like to ask an expert for advice 1) To what extent do I need to master the Zigbee protocol stack? 2) There is a GenericAPP application example in z-stack2007. I don't quite understand the bind...
xuesummer RF/Wirelessly
I will help you translate DATASHEET! FREE
To serve those who love electronics but hate English , please send your DATASHEET to my email: ninglilujun@163.com...
236842518 Power technology
Why do you use Linux?
As the title says, please tell me why you learn Linux. I learn Linux purely for work needs....
bootloader Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1683  2876  209  546  1383  34  58  5  11  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号