EEWORLDEEWORLDEEWORLD

Part Number

Search

3KH25/1JND12(105)

Description
Card Edge Connector, 50 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle,
CategoryThe connector    The connector   
File Size535KB,5 Pages
ManufacturerEaton
Download Datasheet Parametric View All

3KH25/1JND12(105) Overview

Card Edge Connector, 50 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle,

3KH25/1JND12(105) Parametric

Parameter NameAttribute value
Objectid1225105415
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.7
Other featuresNONE
body width0.37 inch
subject depth0.71 inch
body length2.76 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage650VAC V
maximum insertion force2.78 N
Insulation resistance5000000000 Ω
Insulator colorGREEN
insulator materialDIALLYL PHTHALATE
MIL complianceYES
Manufacturer's serial numberJND
Plug contact pitch0.1 inch
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness10u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.165 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts50
Evacuation force-minimum value.278 N
Design of MOSFET drive circuit for electric bicycle controller (not original)
[table=98%][tr][td][img]http://b.cnc.qzone.qq.com/ac/b.gif[/img] [align=center] [/align][img]http://b.cnc.qzone.qq.com/ac/b.gif[/img] [size=16px]Electric bicycles are environmentally friendly, energy-...
taojl2006 Industrial Control Electronics
Are the Verilog files edited in Quartus and Xilinx ISE environments compatible with each other?
Today, I copied the Verilog file that successfully checked the syntax in Quartus to the Xilinx ISE environment, but it reported a syntax error. I don't know why. I want to ask if the Verilog syntax st...
zw357234798 FPGA/CPLD
Design of Ethernet Controller Based on FPGA
I'm working on this graduation project recently, but it always fails when I simulate it, and there are also problems when I synthesize it. I wonder if any experts have relevant information, and some p...
楚楚动人 FPGA/CPLD
What are the characteristics of voice data?
RT, what are the characteristics of voice data packaging? Is there any special mark?...
ljm930103 DSP and ARM Processors
CCS4 28335 Flash Fill
[align=left][color=#000] CKFA burning program, Appcoed.bin requires the entire Flash space to be filled, the space of 28335 is 256k * 16, so the size of the generated appcode.bin should be 512k * 8. A...
applejuice102 Microcontroller MCU
EE Times China Blog
Hi everyone,I'm a researcher for EE Times (Electronic Engineering Times U.S. edition.) EE Times recently opened "the EE Times China Blog"http://www.eetimes.com/blog/news/archives/china/index.html;jses...
EETimes PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 337  2813  343  2593  264  7  57  53  6  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号