EEWORLDEEWORLDEEWORLD

Part Number

Search

501H72N331KQ3H

Description
Ceramic Capacitor, Ceramic, 500V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.00033uF, 8732,
CategoryPassive components    capacitor   
File Size329KB,2 Pages
ManufacturerJohanson Dielectrics
Environmental Compliance
Download Datasheet Parametric View All

501H72N331KQ3H Overview

Ceramic Capacitor, Ceramic, 500V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.00033uF, 8732,

501H72N331KQ3H Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid923596422
package instruction, 8732
Reach Compliance Codecompliant
Country Of OriginMexico
ECCN codeEAR99
YTEOL5.72
capacitance0.00033 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high20.37 mm
length22.1 mm
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formRadial
positive tolerance10%
Rated (DC) voltage (URdc)500 V
seriesHIGH-VOLT(RADIAL)
size code8732
Temperature characteristic codeNP0
Temperature Coefficient30ppm/Cel ppm/°C
Terminal pitch19.7 mm
width8.13 mm
How to stop WINCE from booting?
I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...
神童一休 Embedded System
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
About the update of Verilog state machine
I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...
liluchang1993 FPGA/CPLD
A fresh start
[i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] [i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] Come on!...
琴箫雨霁 Electronics Design Contest
Iar compilation problem
When compiling a project with iar,appears. What is the reason?...
蓦然回首qbb ARM Technology
Should GND be routed last? If a copper-clad design is required, does GND need to be routed?
I remember seeing in a post that if the board is copper-clad, there is no need to lay GND, it will be automatically covered. Is this true? Or did I read it wrong?...
44444444444444 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 219  1901  202  1681  2417  5  39  34  49  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号