EEWORLDEEWORLDEEWORLD

Part Number

Search

564R2DF0T39XM

Description
Ceramic Capacitor, Ceramic, 2000V, 10% +Tol, 10% -Tol, N2800, -2800ppm/Cel TC, 0.00039uF, 3318,
CategoryPassive components    capacitor   
File Size66KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

564R2DF0T39XM Overview

Ceramic Capacitor, Ceramic, 2000V, 10% +Tol, 10% -Tol, N2800, -2800ppm/Cel TC, 0.00039uF, 3318,

564R2DF0T39XM Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid700257328
package instruction, 3318
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL6.95
capacitance0.00039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high11.6 mm
length8.4 mm
negative tolerance10%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingTR
positive tolerance10%
Rated (AC) voltage (URac)1000 V
Rated (DC) voltage (URdc)2000 V
series564R (1-3KV)
size code3318
Temperature characteristic codeN2800
Temperature Coefficient-2800ppm/Cel ppm/°C
Terminal pitch7.5 mm
width4.5 mm
561R and 564R Series
Vishay Cera-Mite
Lower Voltage Ceramic Disc Capacitors
1 kVDC to 3 kVDC Low Dissipation Factor
Fig. 1
1.250" min.
(32 mm)
D
max.
Tinned Copper Leads
0.125" (3.2 mm)
LS
T
max.
LO
FEATURES
Low losses
High stability
Low DF minimizes self heating at HF
Ideal for high switching to 100 kHz
Radial leads
Compliant to RoHS directive 2002/95/EC
APPLICATIONS
LEAD OFFSET 'LO' (NOMINAL)
1 kVDC
2 kVDC
3 kVDC
0.045" (1.2 mm)
0.075" (1.4 mm)
0.095" (1.8 mm)
SMPS
HF ballast
Snubber and HV cicuits
DESIGN
INSULATION RESISTANCE
min. 50 000 MΩ
The capacitors consist of a ceramic disc of which both sides
are silver-plated. Connection leads are made of tinned
copper having diameters of 0.022" (0.51 mm) or 0.025"
(0.64 mm).
The capacitors may be supplied with radial kinked or straight
leads having lead spacing of 0.250" (6.35 mm) or 0.375"
(9.5 mm).
The standard tolerances are ± 5 %, ± 10 %.
Coating is made of or flammable retardant epoxy resin in
accordance with “UL 94 V-0”.
TOLERANCE ON CAPACITANCE
± 5 %, ± 10 %
DISSIPATION FACTOR
0.1 % max. at 1 kHz; 1 V
CATEGORY TEMPERATURE RANGE
- 55 °C to + 125 °C
CAPACITANCE RANGE
CLIMATIC CATEGORY ACC. TO EN60068-1
55/125/21
10 pF to 6800 pF
OPERATING TEMPERATURE RANGE
- 55 °C to + 105 °C
RATED VOLTAGE
1000 VDC (500 VRMS)
2000 VDC (1000 VRMS)
3000 VDC (1500 VRMS)
DIELECTRIC STRENGTH BETWEEN LEADS
Component test:
1000 VDC
2500 VDC, 2 s
2000 VDC
4000 VDC, 2 s
3000 VDC
6000 VDC, 2 s
CERAMIC DIELECTRIC
C0G, N1500, N2000, N2200, N2500, N2800 (Class 1)
Document Number: 23115
Revision: 01-Jul-09
for technical questions, contact:
ceramite.support@vishay.com
www.vishay.com
1
The blueNRG-1 chip will burn out automatically when running the program (solved)
[i=s]This post was last edited by Senbenzakura Dabai on 2020-11-11 14:17[/i]Phenomenon: After welding, the chip can be connected normally without a program at first. It is also normal without a system...
千本樱大白 ST - Low Power RF
About USB component customization and USB PCI printer issues
Hello everyone, I have been in our forum for a while, but this is my first time posting. I am a WINCE newbie, and the questions I ask are very elementary and naive. I hope you can help me. Sometimes, ...
helloween Embedded System
at89s52 and at89c51
I want to port the c51 program to s52. What should I pay attention to? I simulated it and found that the interrupt of timer 0 seems to be unusable......
gaoli.85 Embedded System
Application of DSP repetitive control technology in inverter power supply system
This paper proposes a DSP repetitive control scheme, which uses a repetitive controller to track the periodic reference command signal, reduce the output voltage harmonics, and improve the dynamic per...
Jacktang DSP and ARM Processors
The problem of PCB parasitic capacitance
[i=s] This post was last edited by S3S4S5S6 on 2017-11-9 08:48 [/i] An oscillation circuit was built using TLV3501 according to the typical application in the manual. After PCB layout, it was found th...
S3S4S5S6 PCB Design
Why can the reference layer of PCB also be the power layer?
As shown in the figure above, in a 4-layer PCB stack, why can the differential line refer to the third layer (Power layer)? I understand that ordinary single-ended signals must be referenced to the gr...
xiaominwzj PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1981  1140  1011  736  1524  40  23  21  15  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号