EEWORLDEEWORLDEEWORLD

Part Number

Search

X1G004261002301

Description
LVDS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size303KB,7 Pages
ManufacturerSeiko Epson Corporation
Environmental Compliance
Download Datasheet Parametric View All

X1G004261002301 Overview

LVDS Output Clock Oscillator,

X1G004261002301 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid8355407096
Reach Compliance Codeunknown
Country Of OriginMainland China, Japan, Malaysia, Thailand
YTEOL6.63
Other featuresSTANDBY; ENABLE/DISABLE FUNCTION; TAPE
maximum descent time0.3 ns
Frequency Adjustment - MechanicalNO
frequency stability30%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency100 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
physical size5.0mm x 3.2mm x 1.0mm
longest rise time0.3 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.25 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au)
Clock OSC
SG5032VAN
SG5032VAN 100.000000MHz KEGA
Product name
X1G0042610023xx
Product Number / Ordering code
Please refer to the 9.Packing information about xx (last 2 digits)
Output waveform
LVDS
Pb free / Complies with EU RoHS directive
Reference weight Typ. 52 mg
1.Absolute maximum ratings
Parameter
Symbol
Maximum supply voltage
Storage temperature
Input voltage
Min.
-0.3
-40
-0.3
Typ.
-
-
-
Max.
+4
+125
Vcc+0.3
Unit
V
ºC
V
Conditions / Remarks
-
Storage as single product
OE Terminal
Vcc-GND
T_stg
Vin
2.Specifications(characteristics)
Parameter
Symbol
Output frequency
Supply voltage
Operating temperature
Frequency tolerance
Current consumption
Stand-by current
Disable current
Symmetry
Output voltage(LVDS)
Min.
Typ.
Max.
Unit
Conditions / Remarks
Output load condition(LVDS)
Input voltage
Rise time
Fall time
Start-up time
Jitter
Phase jitter
Phase noise
f0
Vcc
T_use
f_tol
Icc
I_std
I_dis
SYM
V
OD
dV
OD
Vos
dVos
L_LVDS
V
IH
V
IL
t
r
tf
t_str
t
DJ
T
RJ
t
RMS
t
p-p
t
acc
t
PJ
L(f)
Frequency aging
f_age
-
100.0000
-
MHz
-
2.25
-
3.63
V
-
-40
-
+85
ºC
-
-30
-
30
x10
-6
OE = Vcc, L_LVDS = 100 Ω
-
-
30
mA
-
-
-
-
mA
OE = GND
-
-
20.0
mA
At output crossing point
45
-
55
%
-
250
-
450
mV
-
-
-
50
mV
-
1.15
-
1.35
V
-
-
-
150
mV
Connected between OUT and OUT
̅ ̅ ̅
-
100
-
Ω
-
70 % Vcc
-
-
-
-
-
30 % Vcc
-
-
-
300
ps
-
-
-
300
ps
-
-
-
3
ms
Deterministic Jitter Vcc=2.5V
-
1.6
-
ps
Random Jitter Vcc=2.5V
-
0.9
-
ps
δ(RMS of total distribution) Vcc=2.5V
-
4.1
-
ps
Peak to Peak Vcc=2.5V
-
17.9
-
ps
Accumulated Jitter(δ) n=2 to 50000 cycles Vcc=2.5V
-
4.1
-
ps
Offset Frequency: 12kHz to 20MHz Vcc=2.5V
-
0.32
-
ps
dBc/Hz
Offset 1Hz Vcc=2.5V
-
-46
-
dBc/Hz
Offset 10Hz Vcc=2.5V
-
-80
-
dBc/Hz
Offset 100Hz Vcc=2.5V
-
-109
-
dBc/Hz
Offset 1kHz Vcc=2.5V
-
-126
-
dBc/Hz
Offset 10kHz Vcc=2.5V
-
-135
-
dBc/Hz
Offset 100kHz Vcc=2.5V
-
-140
-
dBc/Hz
Offset 1MHz Vcc=2.5V
-
-141
-
-5
-
5
x10
-6
/Year
25 °C, 1st year
-
-
-
-
1 Page
Will such glitches affect the IIC timing?
[i=s] This post was last edited by jishuaihu on 2015-5-19 10:50 [/i] Using 430G2332 to simulate IIC timing, the waveform below is always a glitch after receiving the ACK signal. If it is at the low le...
jishuaihu Microcontroller MCU
Welcome okhxyyo as our new colleague!
[size=3]Quiet down, quiet down! Here we officially announce that the goddess in everyone's heart [url=https://bbs.eeworld.com.cn/forum-68-1.html]PCB Design[/url] section moderator [url=home.php?mod=sp...
eric_wang Talking
The electronic clock made by FPGA, but the output is all 0 (six bits), I hope you can help me take a look
LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY clock IS PORT( CLK : IN STD_LOGIC; REST: IN STD_LOGIC;//Reset key MIN : IN STD_LOGIC;//...
mcd511786450 Embedded System
Compile problems with tools under ti-sdk-am335x-evm-05.06.00.00/linux-devkit/bin/
qinkai@Inspiron:~/Desktop$ arm-arago-linux-gnueabi-gcc test.c -o test /home/qinkai/ti-sdk-am335x-evm-05.06.00.00/linux-devkit/bin/../lib/gcc/arm-arago-linux-gnueabi/4.5.3/../../../../arm-arago-linux-g...
qinkaiabc DSP and ARM Processors
I need an expert to help me design a universal shift circuit
[font=宋体]The function table of an 8-bit circular shift (left shift) circuit is as follows. [/font][font=宋体]Signal[/font]S[font=宋体]is the number of shifts, [/font]Y[font=宋体]is the parallel input before...
孟菲斯 Analog electronics
The ADuC7061 program is burned in, but the board doesn't seem to run
The program has been burned into the board, but the chip doesn't seem to run. . . I wrote a program to control the GPIO port and used an oscilloscope to measure the waveform of the pin (p0.4), but it ...
zhoouauruheng ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1258  2744  2810  2319  363  26  56  57  47  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号