709-179-15M-SM-L datasheet, PDF

709-179-15M-SM-L: DescriptionPGA SOCKET,179 CONTACTS,15X15,0.1 ROW SPACING,SURFACE MOUNT TERMINAL; CategoryThe connector socket; File Size708KB，8 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

709-179-15M-SM-L Overview

PGA SOCKET,179 CONTACTS,15X15,0.1 ROW SPACING,SURFACE MOUNT TERMINAL

Parameter Name	Attribute value
Objectid	1225981886
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	6.95
Contact structure	15X15
Contact to complete cooperation	AU
Contact completed and terminated	GOLD
Contact material	BE-CU
Contact style	MACHINE SCREW
current rating	3 A
Device slot type	IC SOCKET
Type of equipment used	PGA179
Dielectric withstand voltage	1900VAC V
Shell material	MYLAR
Insulation resistance	2000000000 Ω
Manufacturer's serial number	701
Plug contact pitch	0.1 inch
Installation method	STRAIGHT
Number of contacts	179
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	0.1 mm
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT

New understanding of Stellaris series UART FIFO, classic: New understanding of Stellaris series UART FIFO, classic! (ZZ 21ic) [Classic Question] 　　Is there any way to remove the UART FIFO, or how can we achieve an interrupt for each character sent or receive...; tiankai001 Microcontroller MCU

Big question about PCB: What is the reason for the silver-yellow circle around the pad as shown in the above picture? DRC check passed! Urgent:)...; phdwong PCB Design

s3c6410 - DVFS (Dynamic Voltage Frequency Scaling) function: Has anyone worked on the DVFS (Dynamic Voltage Frequency Scaling) function of s3c6410? In Samsung's documents, there is little introduction to DVFS. It seems that you can use some functions by setting...; lingilngmj Embedded System

[Low Power] Lattice is determined to develop low-power and low-cost FPGAs: Lattice is determined to develop low-power and low-cost FPGAs. Lattice is also a familiar FGPA manufacturer with its own characteristics. I hope more people can recognize it....; cillyfly FPGA/CPLD

Learn simulation + [Reading notes 3 of "Operational Amplifier Noise Optimization Handbook"]: [i=s] This post was last edited by Sur on 2014-5-23 23:46 [/i] What is op amp noise? How to analyze op amp noise? First, determine the goal. You should have a goal when doing anything. Let's talk abou...; Sur Analogue and Mixed Signal

Could you please tell me what circuit is generally used to implement the 0/4-20mA drive circuit?: Could you please tell me what circuit is generally used to implement the 0/4-20mA drive circuit? I have a plan like this, I wonder how competitive it is? For your referenceAttached datasheet...; zjqmyron Motor Drive Control（Motor Control）

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components