EEWORLDEEWORLDEEWORLD

Part Number

Search

Q105.0-S-32-3/100-T4-3OT-SMC-LF

Description
Parallel - 3Rd Overtone Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size3MB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q105.0-S-32-3/100-T4-3OT-SMC-LF Overview

Parallel - 3Rd Overtone Quartz Crystal,

Q105.0-S-32-3/100-T4-3OT-SMC-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7299143469
package instructionHC49/U, SMD, 2 PIN
Reach Compliance Codecompliant
YTEOL5.88
Other featuresAT-CUT; TR, 13 INCH
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.01%
frequency tolerance3 ppm
JESD-609 codee3
load capacitance32 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency105 MHz
Maximum operating temperature90 °C
Minimum operating temperature-40 °C
physical sizeL17.5XB10.4XH5.3 (mm)/L0.689XB0.409XH0.209 (inch)
Series resistance30 Ω
surface mountYES
Terminal surfaceTin (Sn)
Quartz Crystal · HC49/U-SMC
- SMD Crystal Version · 17.5 x 10.8 mm
- high frequency stability
- reflow soldering temperature: 260 °C max.
- customized versions available, please ask
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
S (HC49/U-SMC)
1.8432 ~ 40.0 MHz (fund. AT-cut)
20.0 ~ 105.0 MHz (3rd OT AT-cut)
50.0 ~ 175.0 MHz (5th OT AT-cut)
70.0 ~ 250.0 MHz (7th OT AT-cut)
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
drive level max.
aging
±3 ppm ~ ±50 ppm
8 pF ~ 32 pF or series
< 7 pF
-55 °C ~ +125 °C
1.0 mW (100 µW recommended)
< ± 5ppm first year
ESR (SERIES RESISTANCE RS)
frequency
in MHz
1.8432
2.0 ~ 2.999
3.0 ~ 3.499
3.57 ~ 6.999
7.00 ~ 12.999
13.0 ~ 40.000
20.0 ~ 29.999
30.0 ~ 105.00
50.0 ~ 175.00
70.0 ~ 250.00
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
3rd OT - AT
3rd OT - AT
5th OT - AT
7th OT - AT
ESR max.
in ½
800
400
150
60
30
20
80
60
150
180
ESR typ.
in ½
400
150
50
20
15
10
35
30
60
80
DIMENSIONS
17.5
±0.3
0.7
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
±3
ppm
±5
ppm
0 °C ~ +60 °C
0.8
±0.1
5.3
-0.6
4.88
±0.1
STD.
2.0
2.4
±0.1
±10
ppm
4.9
±0.1
±30
ppm
±50
ppm
±100
ppm
-40 °C ~ +85 °C T1
0.30
4.0
0.1
10.4
-20 °C ~ +70 °C STD.
-40 °C ~ +90 °C T4
2.4
±0.1
3.0
1.7
2.0
±0.1
0.8
±0.1
5.3
-0.6
4.0
0.1
-40 °C ~ +105 °C T2
-40 °C ~ +125 °C T3
standard
available
4.9
±0.1
MARKING
0.30
3.0
16.0
±0.1
2.0
±0.1
0.2
pad layout
in mm
frequency
company code / load capacitance
date code / internal code
ORDER INFORMATION
Q
3.0
16.0
±0.1
2.0
±0.1
0.2
frequency
type
S
load capacitance
in pF
30 pF standard
12 pF ~ 32 pF
S for series
tolerance at
25 °C
±3 ppm ~±50 ppm
see table
stability vs.
temp. range
see table 1
blank =
T1 =
T2 =
T3 =
T4 =
FU =
3OT =
5OT =
7OT =
option
SMD
version
Quartz 1.8432 ~ 250.0 MHz
Example: Q 28.0-S-30-30/30-T1-FU-SMC-LF
(Suffix LF = RoHS compliant / Pb free pins)
-20 °C ~ +70 °C
SMC
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
-40 °C ~ +90 °C
for fundamental frequencies ≥ 20 MHz
3rd overtone
5th overtone
7th overtone
22032019
info@jauch.com
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
I compiled a DLL under EVC and got the error "definition of dllimport function not allowed". Can anyone tell me how to solve this problem?
I compiled a DLL under EVC and got the error: "definition of dllimport function not allowed". Can an expert tell me how to solve this problem?...
houcs01 Embedded System
Problems with socket tripartite libraries under vxworks
Does the socket library support vxworks? For example, socket++, I checked it and it doesn't seem to support vxworks....
3539591 Real-time operating system RTOS
Sanyo Module
Series Power Module Data...
sh-caideqing Embedded System
How to design fer filter using fpga
Urgent help, how to use FPGA to design a fer filter with a center frequency of 500Hz and a maximum attenuation of 10dB? What should I pay attention to?...
夜雨听荷2012 FPGA/CPLD
How to deal with the international practice of "low quote, high claim"
Many international engineering projects have achieved a profit of 10% to 20% through successful claims. What's more, the claims for some projects even exceed the contract value. Here is a case I perso...
proudjeff Talking
RTX51 Tiny applet has problems
#include#includeint counter0; int counter1; void job0(void)_task_ 0 { //ET0=1; //TR0=1; //EA=1; os_create_task(1); /* mark task 1 as ready */ while(1) { /* loop forever */ counter0++; /* update the co...
fengboning Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2628  307  2374  866  2447  53  7  48  18  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号