EEWORLDEEWORLDEEWORLD

Part Number

Search

501P54N620JK3H

Description
Ceramic Capacitor, Ceramic, 500V, 5% +Tol, 5% -Tol, NP0, -/+30ppm/Cel TC, 0.000062uF, 3944,
CategoryPassive components    capacitor   
File Size836KB,6 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric View All

501P54N620JK3H Overview

Ceramic Capacitor, Ceramic, 500V, 5% +Tol, 5% -Tol, NP0, -/+30ppm/Cel TC, 0.000062uF, 3944,

501P54N620JK3H Parametric

Parameter NameAttribute value
Objectid865770903
package instruction, 3944
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6
capacitance0.000062 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high19.304 mm
JESD-609 codee0
length9.843 mm
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
positive tolerance5%
Rated (DC) voltage (URdc)500 V
seriesP(SMT)
size code3944
Temperature characteristic codeNP0
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn60Pb40)
width11.176 mm
ESP8266 IDE written by Koreans - ESPyHarp
[font=Tahoma, Helvetica, SimSun, sans-serif]ESPyHarp is a simple MicroPython IDE program written by Koreans. It can be used on ESP8266 modules (such as NodeMCU). ./salesiopark/ESPyHarp[/url][/font] [f...
dcexpert MicroPython Open Source section
A Preliminary Study on MB9B506 GPIO
A Preliminary Study on MB9B506 GPIOAdmittedly, when we don't know much about a CPU , what we want most is to make it work. So let's start with GPIO . Although the crystal configuration, startup, etc. ...
damiaa DIY/Open Source Hardware
8K@60HZ/4K@120HZ ultra-high bandwidth output with stable performance
I recently bought some new audio-visual equipment for my home, including a SONY 77-inch A80J sub-flagship OLED TV, a SONY PS5, and a Kaiboer Q70 hard drive player. As an audio-visual enthusiast, watch...
星浪海 Integrated technical exchanges
Why is there no effect in modelsim simulation when the D flip-flop is used as a delay function?
I need some advice from an expert. I use a D flip-flop as a delay device, but the modelsim simulation has no effect....
zhenpeng25 FPGA/CPLD
Vehicle information processing platform
Based on LINUX and BeagleBone, we developed an in-vehicle information processing platform to realize an integrated platform for in-vehicle entertainment, navigation, assistance, and monitoring, which ...
zhdphao DSP and ARM Processors
Download FPGA&CPLD learning materials
Download FPGA&CPLD learning materials...
ljlujie FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2667  245  2045  787  828  54  5  42  16  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号