54122-112-04-2000R datasheet, PDF

54122-112-04-2000R: DescriptionBoard Connector, 8 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-112-04-2000R Overview

Board Connector, 8 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	306028141
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.787 inch
body length	0.4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	8

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

DSP, FPGA clock line: I want to make a dual-port RAM or RAM in FPGA, but the DSP clock line is not introduced to the FPGA. What should I do? I have read some information and found that the DSP peripheral clock line is intr...; hitszjia FPGA/CPLD

Please help me to see how to display the 3D model normally.: I successfully imported the .step file into the PCB components, and matched the pins with the pads, etc. After compiling, I checked and found that the 3D model can be displayed normally. However, afte...; 北方的狼吉 PCB Design

Chopper Op Amps and Their Noise: Reprinted from: deyisupport [align=left][color=#000] Chopper op amps provide lower offset voltage and also greatly reduce 1/f (flicker) noise. How does it do this? This short article discusses this to...; maylove Analogue and Mixed Signal

Baiding DE1-SOC data summary: [i=s]This post was last edited by Bai Ding on 2016-3-30 21:21[/i] There are always people who want video materials. I still prefer to read documents. However, this video material is quite good. I woul...; 白丁 FPGA/CPLD

Application of FRAM in automobile driving recorder1: The data in China's car driving recorder should include two parts, one is the real-time data of the car (storing the data before and after the car accident), and the other is the historical data of th...; frozenviolet Automotive Electronics

In 2005, my country's computer product exports exceeded US$100 billion for the first time: Xinhuanet, Beijing, February 3 (Reporter Lei Min) In 2005, China's computer product exports reached 104.84 billion US dollars, exceeding 100 billion US dollars for the first time, and the proportion o...; rain MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components