54122-410-18-0900RLF datasheet, PDF

54122-410-18-0900RLF: DescriptionBoard Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-410-18-0900RLF Overview

Board Connector, 36 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	306129891
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.354 inch
body length	1.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	36

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Design and implementation of data acquisition system based on PCI bus: [font=黑体]Preface[/font] [font=宋体]Computer local bus technology has changed a lot in recent years. The third generation IO (3GIO) technology - PCI-E has made a big step forward in terms of access laten...; 程序天使 Test/Measurement

Let me tell you about my AVR unlocking process...: In the past, I had several ATMEGA169s that were locked because of misreading. I tried several methods but couldn't unlock them, so I threw them away. But just yesterday, two of the 3PCS ATMEGA88Vs I p...; gh131413 MCU

Required to write a paper on #the use and example analysis of INOUT ports in VHDL language programming#: [align=left]Thesis title: [font=Times New Roman]Inout port usage and example analysis in VHDL language programming [/font][font=宋体]Thesis requirements: [/align][align=left]The focus of the paper is to...; 柚子999 FPGA/CPLD

LabVIEW Generate EXE Tutorial: labview generates exe...; 安_然 Test/Measurement

Screenshot of spam post, call the administrator: ...; jxb01033016 Talking about work

I have a compile error with Quartus II and I don't understand why. Please help!: Almost all programs I write with Quartus II 9.0 will have a warning like this: Feature LogicLock is not available with your current license. I have never understood what is wrong. What is the feature ...; 紫遥violet FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components