5962-0822401VXX datasheet, PDF

5962-0822401VXX: DescriptionField Programmable Gate Array, 40320 CLBs, 4000000 Gates, CMOS, CQFP352, QFP-352; CategoryProgrammable logic devices Programmable logic; File Size625KB，47 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

5962-0822401VXX Overview

Field Programmable Gate Array, 40320 CLBs, 4000000 Gates, CMOS, CQFP352, QFP-352

Parameter Name	Attribute value
Objectid	7365721402
package instruction	QFP-352
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
JESD-30 code	S-CQFP-F352
length	48 mm
Configurable number of logic blocks	40320
Equivalent number of gates	4000000
Number of terminals	352
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	40320 CLBS, 4000000 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	GQFF
Package shape	SQUARE
Package form	FLATPACK, GUARD RING
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Filter level	MIL-PRF-38535 Class V
Maximum seat height	3.11 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	0.5 mm
Terminal location	QUAD
width	48 mm

The difference between civilian-grade, industrial-grade and military-grade chips: I used to work in a military enterprise. From the incoming materials of various electronic components to the testing of various electronic components to the first piece testing, it is really a chain o...; alan000345 TI Technology Forum

Quartus2 compiles the altera library once each time Modelsim is called: Is there any way to save time by not compiling the altera library every time? I have compiled the required libraries myself and added them to modelsim.ini, but Quartus2 always recompiles them when cal...; eeleader FPGA/CPLD

Multi-core Processors for Medical Imaging: Multicore processors bring innovation to medical imaging...; 安_然 DSP and ARM Processors

How to use Xilinx DCM: It is generally recommended to use synchronous timing circuits for large designs. Synchronous timing circuits are based on clock trigger edge design and place higher requirements on the clock period, ...; eeleader FPGA/CPLD

Hercules 1 Step by step to build N2HET based PWM project and compile and debug learning: The following will guide you step by step from project creation to debugging process [size=4] First, create a new HALCOGen project and start HALCOGen [/size] [size=4]Then click FIle → New → Project If...; anvy178 Microcontroller MCU

Vishay New Energy, Aerospace/Military Solutions: I just downloaded "Vishay New Energy, Aerospace/Military Solutions". If you don't have the link, you can download it here. I also remind you to participate in our forum activities and actively partici...; jjkwz Discrete Device

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components