B41042A0475M007 datasheet, PDF

B41042A0475M007: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 80V, 20% +Tol, 20% -Tol, 4.7uF,; CategoryPassive components capacitor; File Size496KB，23 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com; Environmental Compliance

Download Datasheet Parametric View All

B41042A0475M007 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 80V, 20% +Tol, 20% -Tol, 4.7uF,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	709247254
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	4.7 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	5 mm
dielectric materials	ALUMINUM
length	11 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	Ammo Pack
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	80 V
ripple current	92 mA
series	B41042
Terminal pitch	2.5 mm

Aluminum electrolytic capacitors

Alu-X product lines

Single-ended capacitors

Series/Type:

Date:

Data Sheet

B41042

August 2008

EPCOS AG 2008. Reproduction, publication and dissemination of this publication and the infor-

mation contained therein without EPCOS’ prior express consent is prohibited.

VGA display ping-pong operation: When doing VGA, data is first cached in SDRAM and then read out to VGA. I have seen many devices use ping-pong design, which divides the BANK in SDRAM and performs read and write operations separately...; HAORUIMIN FPGA/CPLD

Urgent, help, please help me analyze the circuit, I am confused: The first picture says that it is a core oscillator on the upper left, and the two switches on the lower right are LTC6943. I don't understand what they are. The second picture is an example of this L...; 电路小学徒 Analog electronics

A Verilog HDL Implementation of CAM Based on Shift Register: [b]Abstract[/b]: A scheme for designing CAM using Verilog HDL. The scheme is based on shift registers. The implemented CAN has the characteristics of reconfigurable word length, easy expansion, and fa...; maker FPGA/CPLD

The national competition topic has been released. Have you chosen your topic yet?: The national competition topic has been released. Have you chosen your topic yet? Reference topics for the 2019 TI Cup National Undergraduate Electronic Design CompetitionCome and vote!...; okhxyyo Electronics Design Contest

How to embed 51 core in spartan6 using ise: Please give me some ideas...; lkx444 FPGA/CPLD

MPC8315E development board related issues: I recently bought a development board for MPC8315E, but the seller didn't give me the pinout of the PPC8315E chip, so I couldn't make a PCB. Later, I contacted FreeScale's engineers, and they told me ...; stoutstone Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components