EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC6372ME1BB-001.0000T

Description
LVCMOS Output Clock Oscillator, 1MHz Nom
CategoryPassive components    oscillator   
File Size780KB,26 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

DSC6372ME1BB-001.0000T Overview

LVCMOS Output Clock Oscillator, 1MHz Nom

DSC6372ME1BB-001.0000T Parametric

Parameter NameAttribute value
Objectid7271649899
Reach Compliance Codecompliant
Country Of OriginThailand
YTEOL6.38
Other featuresAEC-Q100; TR
maximum descent time1.5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency1 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS
Output load15 pF
physical size2.0mm x 1.6mm x 0.89mm
longest rise time1.5 ns
Maximum supply voltage3.63 V
Minimum supply voltage1.71 V
surface mountYES
maximum symmetry55/45 %
DSC63XXB
Ultra-Small, Ultra-Low Power MEMS Oscillator with Spread Spectrum
Features
• Output Frequency: 1 MHz to 100 MHz LVCMOS
• Spread Spectrum Options:
- Center-Spread: ±0.25%, ±0.5%, ±1.0%,
±1.5%, ±2.0%, ±2.5%
- Down-Spread: –0.25%, –0.5%, –1.0%,
–1.5%, –2.0%, –3.0%
• Ultra-Low Power Consumption: 3 mA (Active),
1
A (Standby)
• Wide Supply Voltage Range: 1.71V ~ 3.63V V
DD
• Ultra-Small Package Sizes:
- 1.6 mm
1.2 mm
- 2.0 mm
1.6 mm
- 2.5 mm
2.0 mm
• Wide Temperature Range:
- Automotive: –40°C to +125°C
- Ext. Industrial: –40°C to +105°C
- Industrial: –40°C to +85°C
- Ext. Commercial: –20°C to +70°C
• Excellent Shock and Vibration Immunity
- Qualified to MIL-STD-883
• High Reliability
- 20x Better MTBF than Quartz Oscillators
• Lead Free and RoHS Compliant
• Automotive AEC-Q100 Option Available
General Description
The DSC63xxB family of devices is the industry’s
smallest and lowest-power spread-spectrum MEMS
oscillators. Available in three different package sizes
with operating current as low as 3 mA, the smallest
4-pin package is a mere 1.6 mm x 1.2 mm in size. The
devices support up to ±2.5% or –3% spread spectrum
that can achieve up to 15 dB electromagnetic
interference (EMI) reduction. Because of industry
standard package and pin options, customers can
solve last minute EMI problems simply by placing the
new DSC63xxB on their current board layout with no
redesign required.
The DSC63xxB family is available in 1.6 mm x 1.2 mm
and 2.0 mm x 1.6 mm, and 2.5 mm x 2.0 mm
packages. These packages are “drop-in” replacements
for standard 4-pin CMOS quartz crystal oscillators.
Package Types
DSC63
XX
B
2.5 mm x 2.0 mm VLGA
2.0 mm x 1.6 mm VFLGA
1.6 mm x 1.2 mm VFLGA
(Top View)
OE/STDBY/SSEN
1
4
VDD
Applications
Flat Panel Display/Monitor
Multi-Function Printer
Digital Signage
Consumer Electronics
GND
2
3
OUT
2019 Microchip Technology Inc.
DS20006154A-page 1
Number of bytes of INT and other data types in DSP
When using sizeof to check in VC5416, the bus is 16-bitint, char, and double, which are 1 1 2 respectively, but on the PC they are 1 4 8.What's going on?...
jiafenyong DSP and ARM Processors
Please help me, in MDK, the stdlib header file, fgct and other functions cannot be compiled
I need to convert floating point to string, and I found a library function in C that can do it, gcvt, fcvt and other functions, which are included in the stdlib header file, but when I use them, I get...
wwudii stm32/stm8
[Project source code] [Modelsim FAQ] Port 'xxxx' not found in the connected module
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
An error in the CC3200 Out of Box Application example
When I first saw the temperature in the Out of Box example, I wondered if the temperature sensor was broken. Then I thought that the temperature unit might be Fahrenheit. For people who are used to us...
littleshrimp RF/Wirelessly
crc16 source code sharing
// Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...
eeleader FPGA/CPLD
[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog
Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1203  897  208  2549  1675  25  19  5  52  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号