ABL3-08.0000MHZ-J-H5-Q-P datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL3-08.0000MHZ-J-H5-Q-P

ABL3-08.0000MHZ-J-H5-Q-P: DescriptionParallel - Fundamental Quartz Crystal, 8MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL3-08.0000MHZ-J-H5-Q-P Overview

Parallel - Fundamental Quartz Crystal, 8MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN

ABL3-08.0000MHZ-J-H5-Q-P Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1928830499
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Japan
YTEOL	5.98
Other features	AT CUT; FOAM PACK
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.01%
frequency tolerance	5 ppm
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	8 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
physical size	L11.5XB5.0XH2.0 (mm)/L0.453XB0.197XH0.079 (inch)
Series resistance	80 Ω
surface mount	NO

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL3 Series

FEATURES:

• Reduced height at 2.0mm

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

RoHS

Compliant

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• Automotive and industrial

• High-precision TCXO and clock applications

• Microprocessors

11.5 x 5.0 x 2.0 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency

Operation Mode

ABL3 Series

3.579545 MHz to 70 MHz

AT cut (Fundamental or 3rd OT) or BT cut (See options)

3.579545MHz - 24.0MHz (Fundamental) (Standard)

24.01 - 70.00MHz (3rd- Overtone) (Standard)

24.01MHz - 50.00MHz (Fund. AT or BT) (See options)

0°C to + 70°C (see options)

- 55°C to + 125°C

± 50 ppm max. (see options)

See Table 1

7pF max.

18pF (see options)

1 mW max., 100µW typical

± 5ppm max.

500 M

Ω

min at 100Vdc ± 15V

1µW to 500µW

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value

Maximum ESR over DLD range < Max ESR value

Operating Temperature

Storage Temperature

Frequency Tolerance at +25°C

Frequency Stability over the

Operating Temp. (Ref to +25°C)

Equivalent Series Resistance

Shunt Capacitance C

Load Capacitance C

Drive Level

Aging at 25°C ± 3°C Per Year

Insulation Resistance

Drive level dependency (DLD),

minimum 7 points tested

TABLE 1: ESR

FREQUENCY (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ESR (Ω)

Ω

180

120

100

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised:

09.01.10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Memory interface circuit of aduc841/42/43

Local oscillator circuit of heterodyne radio

Triangular wave oscillator and output waveform using two operational amplifiers

TC9153P-Electronic sound control integrated circuit

Servo motor system circuit

[Show samples] + The long journey of life: TI sample journey: [i=s]This post was last edited by ldxywdg on 2014-12-29 13:25[/i] [b][size=5]{:1_90:}This is my first time applying for TI samples. From application to delivery, I am very excited! The speed is not "s...; ldxywdg TI Technology Forum

Does a UDP data packet transmit the header first or the data first?: Has anyone done this before? Please advise!...; eeleader FPGA/CPLD

When the rising edge of the periodic signal comes, how to count it with a clock: When the rising edge of posedin comes, how to use the clk_in signal to count it, and when the count reaches 4 within one cycle of posedin, the count is reset to 0....; xaorry FPGA/CPLD

Understanding Spurious-Free Dynamic Range in Wideband GSPS ADCs: By Ian Beavers | Electronic Design When selecting a wideband analog-to-digital converter (ADC) for a high-performance system, there are a number of analog input parameters to consider, such as ADC res...; nmg ADI Reference Circuit

【openmvDIY】First introduction to openmv3: [i=s] This post was last edited by dcexpert on 2017-11-1 23:00 [/i] The kernel of openmv3 is STM32F765, and it runs the system's micropython, so those who have played with micropython will be able to ...; dcexpert MicroPython Open Source section

WINCE multi-open driver problem: I have a question for you. I wrote a multi-user driver, which can be opened by multiple applications at the same time. Each application gets data from the driver in a round-robin manner. I created a B...; cxm23 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components