EEWORLDEEWORLDEEWORLD

Part Number

Search

51720-10209218AALF

Description
Board Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle
CategoryThe connector    The connector   
File Size272KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51720-10209218AALF Overview

Board Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle

51720-10209218AALF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid308922321
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.574 inch
subject depth0.93 inch
body length7.95 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance2 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance10000000000 Ω
insulator materialGLASS FILLED POLYETHYLENE
Manufacturer's serial number51720
Mixed contactsYES
Installation option 1LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-20 °C
Plating thickness30u inch
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.135 inch
Termination typeSOLDER
Evacuation force-minimum value.17792 N
PDM: Rev:P
STATUS:
Released
Printed: Dec 20, 2010
.
Application of reverse thinking mode in FPGA design
[align=left]For IT-related practitioners, reading other people's code is an indispensable ordeal. During the learning stage, we often need to read other people's code from books to learn valuable expe...
guyu_1 FPGA/CPLD
What does %%f mean in batch processing?
I saw %%f in a batch file. I looked it up and it means %f, but I couldn't find out what %f means. . There is also a sentence like this: set progs=!progs! How do you understand this? Is anyone familiar...
yanandren TI Technology Forum
[Free trial of Renesas MCU kit] + Solve the garbled code problem of the debugging serial port
[i=s]This post was last edited by IC Crawler on 2014-8-28 13:44[/i] The garbled code problem of the debugging serial port that I encountered a few days ago has been solved. I would like to thank [size...
IC爬虫 Renesas Electronics MCUs
How to convert PCB files from Altium Designer to Geber
[align=left][font=宋体]Last week I saw a forum user asking about the issue of importing AD files to Geber files, so I plan to introduce the method of converting AD files to Geber this week. Why do we ha...
okhxyyo PCB Design
Design of USB2.0 Controller Based on FPGA
[b]Abstract: [/b] This paper introduces a method of designing a USB2.0 function controller using VHDL, and describes its principle and design idea in detail, and implements it on FPGA. [b]Keywords [/b...
程序天使 FPGA/CPLD
【GD32450I-EVAL】Timer test ADC speed
[i=s]This post was last edited by tinnu on 2020-10-8 13:57[/i]Testing the ADC speed requires the support of a timer, so you must first understand the timer function.1. Timer clockThe timer clock goes ...
tinnu GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 674  1907  480  2321  2841  14  39  10  47  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号