EEWORLDEEWORLDEEWORLD

Part Number

Search

P1206H2261DG

Description
RESISTOR, THIN FILM, 0.33 W, 0.5 %, 50 ppm, 2260 ohm, SURFACE MOUNT, 1206, CHIP, GREEN
CategoryPassive components    The resistor   
File Size121KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

P1206H2261DG Overview

RESISTOR, THIN FILM, 0.33 W, 0.5 %, 50 ppm, 2260 ohm, SURFACE MOUNT, 1206, CHIP, GREEN

P1206H2261DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1860203787
package instructionSMT, 1206
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL7.35
Other featuresHIGH PRECISION, STANDARD: MIL-PRF-55342G
structureChip
JESD-609 codee4
Manufacturer's serial numberP
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length3.06 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width1.6 mm
method of packingWAFFLE PACK
Rated power dissipation(P)0.33 W
Rated temperature70 °C
GuidelineMIL-PRF-55342G
resistance2260 Ω
Resistor typeFIXED RESISTOR
seriesP1206
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.5%
Operating Voltage200 V
P
www.vishay.com
Vishay Sfernice
High Precision Wraparound - Wide Ohmic Value Range
Thin Film Chip Resistors
FEATURES
• Load life stability at ± 70 °C for 2000 h:
0.1 % under Pn/0.05 % under Pd
• Low temperature coefficient down to
5 ppm/°C
(- 55 °C; + 155 °C)
• Very low noise < - 35 dB and voltage coefficient
< 0.01 ppm/V
• Wide resistance range: 10
to 76 M
depending on size
• Tolerances to
± 0.01 %
For low noise and precision applications, superior stability,
low temperature coefficient of resistance, and low voltage
coefficient, Vishay Sfernice’s proven precision thin film
wraparound
resistors
exceed
requirements
of
MIL-PRF-55342G characteristics Y ± 10 ppm/°C (- 55 °C;
+ 155 °C) down to ± 5 ppm/°C (- 55 °C; + 155 °C).
• In lot tracking
5 ppm/°C
• Termination: Thin film technology
• Gold plated or pre-tinned terminations over nickel barrier
• Short circuits (jumpers) r < 50 mR, I < 2 A, see PZR
datasheet (www.vishay.com/doc?53053)
• SMD wraparound terminations
• Withstand moisture resistance test of AEC-Q200
• Compliant to RoHS Directive 2002/95/EC
Notes
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
**
Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
DIMENSIONS
in millimeters (inches)
A
D
D
C
B
E
E
A
CASE SIZE
MAX. TOL.
+ 0.152 (+ 0.006)
MIN. TOL.
- 0.152 (- 0.006)
NOMINAL
0302
0402
0505
0603
0705/0805
1005
1206
1505
2010
0.75 (0.029)
1.00 (0.039)
1.27 (0.005)
1.52 (0.060)
1.91 (0.075)
2.54 (0.100)
3.06 (0.120)
3.81 (0.150)
5.08 (0.200)
B
MAX. TOL.
+ 0.127 (+ 0.005)
MIN. TOL.
- 0.127 (- 0.005)
NOMINAL
0.60 (0.024)
0.60 (0.024)
1.27 (0.050)
0.85 (0.033)
1.27 (0.050)
1.27 (0.050)
1.60 (0.063)
1.32 (0.052)
2.54 (0.100)
0.40 (0.016)
0.48 (0.019)
0.5 (0.02)
± 0.127 (0.005)
0.38 (0.015)
0.13 (0.005)
C
NOMINAL
0.15 (0.006)
0.25 (0.010)
D/E
TOLERANCE
0.08 (0.003)
0.1 (0.004)
Note
• Case size 2512 under development. Please consult Vishay Sfernice.
Revision: 08-Sep-11
1
For technical questions, contact:
sfer@vishay.com
Document Number: 53017
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Regarding a question about Quartus, please help me with some advice
I'm a newbie and I've just started using Quartus II. I have a question: Can I only compile files with the same name as the top-level entity each time Quartus compiles? What should I do if I want to co...
love2008 Embedded System
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Creative Market
A short program for NIOS
I read the program in "Those Things About NIOS", in the serial communication section, I have a little question about the typedef struct { //receiving registerunion{struct{volatile unsigned long int RE...
白丁 FPGA/CPLD
Cache Coherence
1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...
fish001 DSP and ARM Processors
I found that many mobile phone fonts use ARM.
:loveliness: Today I disassembled the F11, a car model phone, and found the ARM chip. Hehe, I'm a student and a novice, so please don't laugh....
wenhai0033 ARM Technology
Problems with using the 74150 data selection chip
I am now going to make a 16-channel data acquisition and want to use the 74150 chip, but I don't know how to use the 74150 chip, and there is no related circuit on the downloaded PDF. Can anyone show ...
kelvinyung Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2837  240  613  1073  2743  58  5  13  22  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号