ABL-31.9990MHZ-C-3-H-Q15-P datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL-31.9990MHZ-C-3-H-Q15-P

ABL-31.9990MHZ-C-3-H-Q15-P: DescriptionParallel - 3Rd Overtone Quartz Crystal, 31.999MHz Nom, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL-31.9990MHZ-C-3-H-Q15-P Overview

Parallel - 3Rd Overtone Quartz Crystal, 31.999MHz Nom, HC/49US, 2 PIN

ABL-31.9990MHZ-C-3-H-Q15-P Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1546060230
package instruction	HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.08
Other features	AT CUT; FOAM
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - 3RD OVERTONE
Drive level	100 µW
frequency stability	0.0035%
frequency tolerance	25 ppm
JESD-609 code	e3
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	31.999 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
physical size	L11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance	100 Ω
surface mount	NO
Terminal surface	Bright Tin (Sn) - annealed

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL Series

FEATURES:

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

RoHS

Compliant

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• Automotive and industrial

• High-precision TCXO and clock applications

• Microprocessors

11.5 x 5.0 x 3.5 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency

Operation Mode

ABL Series

3.579545 MHz to 70 MHz

AT cut (Fundamental or 3rd OT) or BT cut (See options)

3.579545MHz - 24.0MHz (Fundamental) (Standard)

24.01 - 70.00MHz (3rd- Overtone) (Standard)

24.01MHz - 50.00MHz (Fund. AT or BT) (See options)

0°C to + 70°C (see options)

- 55°C to + 125°C

± 50 ppm max. (see options)

See Table 1

7pF max.

18pF (see options)

1 mW max., 100μW typical

± 5ppm max.

500 M min at 100Vdc ± 15V

1μW to 500μW

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value

Maximum ESR over DLD range < Max ESR value

Operating Temperature

Storage Temperature

Frequency Tolerance at +25°C

Frequency Stability over the

Operating Temp. (Ref to +25°C)

Equivalent Series Resistance

Shunt Capacitance C

Load Capacitance C

Drive Level

Aging at 25°C ± 3°C Per Year

Insulation Resistance

Drive level dependency (DLD),

minimum 7 points tested

TABLE 1: ESR

FREQUENCY (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ESR ( )

180

120

100

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 12.04.09

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Double tube energy saving lamp electronic ballast

One of the 2Y-△ connection two-speed motor contactor control circuits

HT-691/HT-694/HT-611/HT-614/HT-651/HT-658 electric line-f

555 integrated digital tachometer circuit

Relationship between input and output power of parallel PFC converter

Computer motherboard circuit diagram 815 3_06

Design of large LED display system based on FPGA+MCU: The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The LED display control system with FPGA as the core is relatively complex to design and implement, and ne...; led2015 FPGA/CPLD

Design principles of ultra-low power electronic circuit systems: The rise of battery-powered circuits represented by mobile phones has ushered in a new era for portable instruments. Ultra-low power circuit systems (including ultra-low power power supplies, single-c...; 黑衣人 FPGA/CPLD

Why is there no CBitmapButton class?: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group owner: wangkj...; IC ARM 电子 Test/Measurement

I need a registration code for Advanced Archive Password Recovery: That master please give me one!!!!!!!!!!!!!!!!!!!!!!!!...; Nicjwwhg Embedded System

How to eliminate burrs in Verilog: Like body!!...; cnhj FPGA/CPLD

The system doesn't work, but it works when the oscilloscope probe touches the ground of the circuit board!: Recently, I did an experiment to communicate between FPGA and PC through parallel port: data was transmitted from FPGA to PC. After downloading code to FPGA, PC could not receive data. However, when t...; swfc_qinmm Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components