840LGP-24.5535MHZ-QQK0 datasheet, PDF

840LGP-24.5535MHZ-QQK0: DescriptionClipped Sine Output Oscillator,; CategoryPassive components oscillator; File Size176KB，2 Pages; ManufacturerFOX [Fox Electronics]; Environmental Compliance

Download Datasheet Parametric View All

840LGP-24.5535MHZ-QQK0 Overview

Clipped Sine Output Oscillator,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7074477813
Reach Compliance Code	compliant
Other features	TR, 7 INCH
Ageing	1 PPM/YEAR
Maximum control voltage	1.9 V
Minimum control voltage	-0.1 V
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	5 ppm
frequency stability	0.5%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Nominal operating frequency	24.5535 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	0.8 V
physical size	2.5mm x 2.0mm x 0.8mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
Terminal surface	Gold (Au)

[Video] One to Three - Juniu's Air Conditioner Internal and External Unit Solution: Anyone who has worked on air conditioners knows that most current solutions are to control the indoor and outdoor units through different motor control boards. [color=#222222][backcolor=rgb(238, 238, ...; qinkaiabc NXP MCU

[Book Recommendation] [24 Lessons to Learn C Language]. Liu Binbin & Sun Xiumei. Scanned version: [align=left][b][color=#525252][font=宋体][size=9.0pt]Chinese Name[/size][/font][/color][/b][color=#525252][font="][size=9.0pt]:[/size][/font][/color][color=#525252][font=宋体][size=9.0pt]Xuetong[/size][/f...; qinkaiabc Programming Basics

Syntax of Timing Constraints in UCF Files: Constraining UCF files and directly inputting from the Constrains Editor is the most convenient and direct way to add constraints. I have summarized the following commonly used syntaxes: 2 \- i: T u/ ...; eeleader FPGA/CPLD

【Design Tools】Using retiming to improve FPGA performance: Retiming is an intelligent process of moving and balancing registers backward and/or forward across combinatorial delay paths to obtain an optimum timing while maintaining the functional behavior of t...; sdjntl FPGA/CPLD

heartbeat: The DP83848 data sheet mentions heartbeat. I am a novice and don't know how to understand it. Please give me some advice! :)...; idonotknow0914 Embedded System

Are you planning to attend embedded system training? (Shanghai): http://www.farsight.com.cn/ There is an embedded training course, 4 months long. The course will start on October 19th in Shanghai. I am going to go now because there is a 5% discount for joint regist...; milkcowboy Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components