EEWORLDEEWORLDEEWORLD

Part Number

Search

FCP2416H184G-D3

Description
film capacitors 0.18uf 50volts
CategoryPassive components   
File Size307KB,9 Pages
ManufacturerAll Sensors
Environmental Compliance  
Download Datasheet Parametric View All

FCP2416H184G-D3 Online Shopping

Suppliers Part Number Price MOQ In stock  
FCP2416H184G-D3 - - View Buy Now

FCP2416H184G-D3 Overview

film capacitors 0.18uf 50volts

FCP2416H184G-D3 Parametric

Parameter NameAttribute value
ManufactureCornell Dubilie
Product CategoryFilm Capacitors
ProducStacked Film Capacitors
DielectricPolyphenylene Sulfide (PPS)
Capacitance0.18 uF
Voltage Rating DC50 V
Tolerance2 %
Termination StyleSMD/SMT
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 125 C
Package / Case6041 metric
Case Heigh2.5 mm
Case Length6 mm
Case Width4.1 mm
Factory Pack Quantity2000
TypeStable Stacked Metallized Film (PPS) Chips for Reflow Soldering
Type FCP Surface Mount Film Capacitors
Stable Stacked Metallized Film (PPS) Chips for Reflow Soldering
The Type FCP’s combination of high capacitance density and
excellent high frequency response makes it a great choice for
wireless and instrumentation applications.
Type FCP stacked metallized polyphenelene sulfide (PPS)
film capacitors offer high capacitance per unit volume, stable
capacitance and DF over a wide temperature range, and
excellent high frequency performance. Type FCP capacitors
conform to standard EIA 0603, 0805, 1206, 1210, 1913 & 2416
surface mount case sizes and are packaged on tape and reel.
Highlights
-
-
-
-
-
-
Stacked metallized polyphenylene sulfide (PPS) film.
High operating temperature to +125 ºC
High capacitance per unit volume
Excellent high frequency performance
Typical ΔC from –55 ºC to 105 ºC ≤ ±1.5%
Stable cap and DF over wide temperature range
Specifications
Capacitance Range
Capacitance Tolerance
Rated Voltage
Dissipation Factor (Tan δ)
Operating Temperature Range
Dielectric Strength
Insulation Resistance
Construction
Life Test
100 pF to 0.22 µF (1kHz at ≤5 Vrms)
±5% (J) Standard, ±2% (G) Optional
16 Vdc and 50 Vdc
0.6% Max. (1 kHz at ≤5 Vrms)
–55 ºC to +125 ºC (See Voltage derating chart for 0.12 - 0.22 µF
above 105 ºC)
150% of rated Vdc for 60 s
3000 MΩ Min. at 20 ºC, after 60 s (16 Vdc rated, test 10 Vdc; 50 Vdc
rated, test 50 Vdc)
Stacked metallized polyphenylene sulfide (PPS) film. Terminations
are lead free with a Sn-Ag-Cu solder finish.
Capacitors subjected to 1000 hours of maximum rated tempera-
ture and 125% of the rated voltage will not have any significant
visual damage, thecapacitance will be within ±2% of the initial
measured value, DF will be a maximum of 0.66%, and IR will be a
minimum of 1000 Megohms.
Capacitors subjected to a maximum of 260 °C reflow soldering
process will not have any significant visual damage, the dielectric
strength will be as specified, the capacitance will be within ±3% of
the initial measured value, DF will be a maximum of .66%, and IR
will be a minimum of 1000 Megohms.
Capacitors subjected to 1000 h at 40 °C and 90% to 95% RH and
rated voltage will not have any significant visual damage, will
withstand 1.3 times the rated voltage for one minute, the capaci-
tance will be within ±2% of the initial measured value, DF will be a
maximum of 0.9%, and IR will be a minimum of 1000 Megohms.
RoHS Compliant
Resistance to Soldering Heat
Moisture Resistance
Cornell Dubilier
1605 E. Rodney French Blvd.
New Bedford, MA 02744
Phone: (508)996-8564
Fax: (508)996-3830
www.cde.com
How to burn 2410 applet into NAND FLASH?
I wrote a small display control program. How do I burn it into NAND flash? Do I need to use any boot? Or is there a simpler way? Thank you....
weicunshang Embedded System
Problems with using PLL in FPGA
The altera cycloneIII FPGA has a problem when setting the PLL. The generated PLL module has four ports: areset, inclk0, c0, locked. The crystal clock input pin is directly connected to inclk0, and a P...
eeleader FPGA/CPLD
Ask the experts: How should I get started?
I want to learn how to develop a driver program under Linux. How can I do it? I have a basic knowledge of C and am learning Linux system. I need your advice urgently. Thank you very much....
thingwind Embedded System
Broadband DDC simulation
I need help, is there any way to generate a linear frequency modulated input signal for broadband DDC implemented in FPGA and perform functional simulation in Quartus? I am very troubled by this now, ...
zhenpeng25 FPGA/CPLD
Grounding issues in design.
[list] [*][font=inherit][backcolor=initial][font=inherit][backcolor=white][font=inherit][font=inherit][align=left][size=14pt]Grounding is undoubtedly one of the most difficult issues in system design....
youluo Analog electronics
[New Year's Flavor Competition] Northeast New Year's Eve Dinner is Coming
This is the north, a small county town, a city that looks like a chessboard. In my memory, every year is so rich, and every year there are different dishes. Even if I leave my hometown, I always have ...
飞扬2019 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2491  2729  167  1421  2604  51  55  4  29  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号