EEWORLDEEWORLDEEWORLD

Part Number

Search

CY3764VP44-200NTXC

Description
5V, 3.3V, ISRTM High-Performance CPLDs
File Size1MB,64 Pages
ManufacturerCypress Semiconductor
Download Datasheet View All

CY3764VP44-200NTXC Overview

5V, 3.3V, ISRTM High-Performance CPLDs

Ultra37000 CPLD Family
5V, 3.3V, ISR™ High-Performance CPLDs
Features
• In-System Reprogrammable™ (ISR™) CMOS CPLDs
— JTAG interface for reconfigurability
— Design changes do not cause pinout changes
— Design changes do not cause timing changes
• High density
— 32 to 512 macrocells
— 32 to 264 I/O pins
— Five dedicated inputs including four clock pins
• Simple timing model
— No fanout delays
— No expander delays
— No dedicated vs. I/O pin delays
— No additional delay through PIM
— No penalty for using full 16 product terms
— No delay for steering or sharing product terms
• 3.3V and 5V versions
• PCI-compatible
[1]
• Programmable bus-hold capabilities on all I/Os
• Intelligent product term allocator provides:
— 0 to 16 product terms to any macrocell
— Product term steering on an individual basis
— Product term sharing among local macrocells
• Flexible clocking
— Four synchronous clocks per device
— Product term clocking
— Clock polarity control per logic block
• Consistent package/pinout offering across all densities
— Simplifies design migration
— Same pinout for 3.3V and 5.0V devices
• Packages
— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
— Lead(Pb)-free packages available
Note:
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
= 2V.
General Description
The Ultra37000™ family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own
product term array, product term allocator, and 16 macrocells.
The PIM distributes signals from the logic block outputs and all
input pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and
In-System Reprogrammable (ISR), which simplifies both
design and manufacturing flows, thereby reducing costs. The
ISR feature provides the ability to reconfigure the devices
without having design changes cause pinout or timing
changes. The Cypress ISR function is implemented through a
JTAG-compliant serial interface. Data is shifted in and out
through the TDI and TDO pins, respectively. Because of the
superior routability and simple timing model of the Ultra37000
devices, ISR allows users to change existing logic designs
while simultaneously fixing pinout assignments and
maintaining system performance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification,
meeting the electrical and timing requirements. The
Ultra37000 family features user programmable bus-hold
capabilities on all I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can
support 5V or 3.3V I/O levels. V
CCO
connections provide the
capability of interfacing to either a 5V or 3.3V bus. By
connecting the V
CCO
pins to 5V the user insures 5V TTL levels
on the outputs. If V
CCO
is connected to 3.3V the output levels
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These
devices support 3.3V JEDEC standard CMOS output levels,
and are 5V-tolerant. These devices allow 3.3V ISR
programming.
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 25, 2004
【Recruitment】RF, chip, engineer
A technology company in Beijing is recruiting [ full-time or part-time]1. Responsible for the design of RF, microwave, and millimeter-wave integrated circuit chips; 2. Responsible for the testing and ...
芯2020 Recruitment
ESP32 code starts building with CMake
https://github.com/micropython/micropython/pull/6892 has now been merged and this will affect anyone building the ESP32 firmware from source. It does not have any impact on using the released binary f...
dcexpert MicroPython Open Source section
Who can help me (about avr ad conversion)
This is the circuit diagram of this program http://www.skychip.cn/article/article/art2566.htm If anyone has seen it, please help me. Thanks QQ 82197730...
rfinter Embedded System
What you see is what you get Web visual programming source code sharing
What you see is what you get Web visual programming source code sharing Source program function:4 DI, 3 DO, 1 source program running indication DO, 1 AI,1 AO, 1 DS18B20 temperature sensor,1 RS485, RS4...
eewzml stm32/stm8
Digital TV Module
Our company was established in early 2002 and has been committed to the agency and distribution of IC chips. In mid-2007, we became the agent for the sales of Shanghai Zhuoshengwei's digital TV demodu...
lilin2010 Automotive Electronics
Hello everyone~EEWorld administrators are officially back to work to serve you
Good morning everyone~~EEWorld administrators are officially back to work today~~Serving everyone~If you need us, please feel free to contact us~~...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1127  708  1703  1684  1910  23  15  35  34  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号