CY7C1577KV18-450BZXC datasheet, PDF

Datasheet> All Categories > CY7C1577KV18-450BZXC

Preview

CY7C1577KV18-450BZXC: Description72-Mbit DDR-II SRAM 2-Word Burst Architecture; File Size647KB，29 Pages; ManufacturerCypress Semiconductor

Download Datasheet View All

CY7C1577KV18-450BZXC Overview

72-Mbit DDR-II SRAM 2-Word Burst Architecture

Preview

Download Datasheet

View All

CY7C1568KV18/CY7C1570KV18

72-Mbit DDR II+ SRAM Two-Word

Burst Architecture (2.5 Cycle Read Latency)

72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

Features

■

Configurations

With Read Cycle Latency of 2.5 cycles:

CY7C1568KV18 – 4M × 18

CY7C1570KV18 – 2M × 36

72-Mbit density (4M × 18, 2M × 36)

550 MHz clock for high bandwidth

Two-word burst for reducing address bus frequency

Double data rate (DDR) interfaces (data transferred at

1100 MHz) at 550 MHz

Available in 2.5 clock cycle latency

Two input clocks (K and K) for precise DDR timing

❐

SRAM uses rising edges only

Echo clocks (CQ and CQ) simplify data capture in high speed

systems

Data valid pin (QVLD) to indicate valid data on the output

Synchronous internally self-timed writes

DDR II+ operates with 2.5 cycle read latency when DOFF is

asserted HIGH

Operates similar to DDR I device with 1 cycle read latency when

DOFF is asserted LOW

Core V

= 1.8 V ± 0.1 V; I/O V

DDQ

= 1.4 V to V

DD[1]

❐

Supports both 1.5 V and 1.8 V I/O supply

HSTL inputs and variable drive HSTL output buffers

Available in 165-ball fine pitch ball grid array (FBGA) package

(13 × 15 × 1.4 mm)

Offered in both Pb-free and non Pb-free packages

JTAG 1149.1 compatible test access port

Phase-locked loop (PLL) for accurate data placement

Functional Description

The CY7C1568KV18 and CY7C1570KV18 are 1.8 V

synchronous pipelined SRAMs equipped with DDR II+

architecture. The DDR II+ consists of an SRAM core with

advanced synchronous peripheral circuitry. Addresses for read

and write are latched on alternate rising edges of the input (K)

clock. Write data is registered on the rising edges of both K and

K. Read data is driven on the rising edges of K and K. Each

address location is associated with two 18-bit words

(CY7C1568KV18), or 36-bit words (CY7C1570KV18) that burst

sequentially into or out of the device.

Asynchronous inputs include an output impedance matching

input (ZQ). Synchronous data outputs (Q, sharing the same

physical pins as the data inputs D) are tightly matched to the two

output echo clocks CQ/CQ, eliminating the need for separately

capturing data from each individual DDR SRAM in the system

design.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

For a complete list of related documentation, click

here.

■

Selection Guide

Description

Maximum operating frequency

Maximum operating current

× 18

× 36

550 MHz

550

760

970

500 MHz

500

700

890

450 MHz

450

650

820

400 MHz

400

590

750

Unit

MHz

Note

1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support V

DDQ

= 1.4 V to V

Cypress Semiconductor Corporation

Document Number: 001-15880 Rev. *R

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised March 11, 2016

Recommended Resources

LM1875 DC current negative feedback BTL circuit

Using LM2579 to form a boost regulator circuit diagram

Instrumental moisture alarm

Isolation Circuit of Voltage-Current Converter

Broadband pulse generator with independently adjustable duty cycle

845ddr computer motherboard circuit diagram_05

Functions of the circuit composed of pyroelectric infrared sensor and BISS0001 chip: I have been doing an experiment recently, but I have not understood the working principle of the pyroelectric infrared sensor. Is it sensitive to moving objects with thermal infrared, or only to objec...; 清风403 Integrated technical exchanges

Motorola Electronic Design Competition Outstanding Works (Part 2): [i=s]This post was last edited by paulhyde on 2014-9-15 08:55[/i]...; clark Electronics Design Contest

TPS7333Q: I would like to ask the experts: I use TPS7333Q to convert +5V to +3.3V to power lf2407, and use TPS7333Q's REST as the RS signal of lf2407 for reset. Is it OK to design as shown below? Thank you...; WQY_7692 Analogue and Mixed Signal

The second batch of finalists is here! A collection of all the SensorTile users and projects~: [align=left][font=微软雅黑][size=3]Contest details: [url=https://www.eeworld.com.cn/huodong/201612SensorTile/index.html]>>Click to view [/url][/size][/font][/align][align=left][font=微软雅黑][size=3] [/size][...; EEWORLD社区 Energy Infrastructure?

About the problem of msp430 program burning: I'm learning about msp430 recently. When I watched the video, I didn't find out how to burn it. After studying for a long time, I found that IAR has its own burning function, but it needs to be used w...; 大头BB Microcontroller MCU

Hey, why do some files fail to download successfully after several attempts, and my money is gone?: why...; os_mcu18 Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components