EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214152522BDBF

Description
Array/Network Resistor, Center Tap, Thin Film, 25200ohm, 0.1% +/-Tol, -25,25ppm/Cel, 3825,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214152522BDBF Overview

Array/Network Resistor, Center Tap, Thin Film, 25200ohm, 0.1% +/-Tol, -25,25ppm/Cel, 3825,

FP20214152522BDBF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid975429767
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.3
structureFlatpack
JESD-609 codee3
Network TypeCenter Tap
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formSMT
Package width6.475 mm
resistance25200 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.1%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
ADC/DAC Application Design Handbook
ADC/DAC Application Design Handbook...
Jacktang Analogue and Mixed Signal
How to use SOCK_RAW under WINCE? ????
I understand that if you use SOCK_RAW in WINCE, you must register it with WSCInstallProvider, but I don't know which DLL should be used in WINCE to handle SOCK type=SOCK_RAW and protol type=IPPROTO_IC...
joychow Embedded System
My opinion on the installation method of OrCAD10.5
Upload the attachment, which is what I organized during the installation process~! ~ If you find it useful, please give it a thumbs up~!~...
zhaizhenhui PCB Design
Evaluation Weekly Report 20220523: National Technology's low-power series N32L43x is online, and the last two days of RISC-V Linux Starlight Board
Activities currently being applied for1. National Technology low power series, N32L43x is now available for testing (new) National Technology low power consumption N32L43x https://bbs.eeworld.com.cn/e...
EEWORLD社区 Special Edition for Assessment Centres
Skills required of an excellent PCB design engineer
[font=宋体]1. Be proficient in using Cadence or Mentor software layout. [/font] [font=宋体] 2. Be able to work independently, from making devices to layout and routing to light painting. [/font] [font=宋体]...
maker PCB Design
[FPGA] Verilog three-stage state machine description
[font=Courier New, Courier, mono][size=1]The state of a sequential circuit is a set of state variables, whose values at any time contain all the historical information that must be considered to deter...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 251  1576  941  1278  352  6  32  19  26  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号