EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214152522DCDCW

Description
Array/Network Resistor, Center Tap, Thin Film, 25200ohm, 0.5% +/-Tol, -50,50ppm/Cel, 3825,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214152522DCDCW Overview

Array/Network Resistor, Center Tap, Thin Film, 25200ohm, 0.5% +/-Tol, -50,50ppm/Cel, 3825,

FP20214152522DCDCW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid975430374
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.3
structureFlatpack
JESD-609 codee3
Network TypeCenter Tap
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formSMT
Package width6.475 mm
method of packingWaffle Pack
resistance25200 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.5%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
MCU Data Download
Sample code for all your own microcontrollers Convenient for everyone to download...
謃塰 MCU
How to set up PCB routing like this?
I can't find any information, could you please write down the steps to set up this kind of routing in more detail?...
莫慌我拔枪 PCB Design
Using SRAM to simulate dual-port RAM in data acquisition system
Using SRAM to simulate dual-port RAM in data acquisition system...
zzzzer16 Test/Measurement
Has anyone done AD conversion on FPGA?
[font=宋体]I am using AD0804 and wrote the state machine program according to the timing diagram, but the digital tube can't display normally. The numbers either jump or stay at a value. I let it conver...
eeleader FPGA/CPLD
WEBENCH is used in automotive electronics design tools!
[align=left]By Surinder Singh[/color][/url][/align][align=left]When I flew into Fort Myer, Florida, last week, there was a display of classic Ford cars. The nearly 100-year-old Fords on display in the...
qwqwqw2088 Analogue and Mixed Signal
SOCFPGA underlying FPGA data acquisition architecture diagram
[i=s]This post was last edited by yupc123 on 2016-1-18 10:14[/i] SOCFPGA underlying fpga data acquisition architecture diagram, integrating frequency division, level trigger, edge trigger and other fu...
yupc123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2462  782  1759  847  1896  50  16  36  18  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号