B32320C1405J010 datasheet, PDF

B32320C1405J010: DescriptionFilm Capacitor, Polypropylene, 4uF; CategoryPassive components capacitor; File Size130KB，8 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com; Environmental Compliance

Download Datasheet Parametric View All

B32320C1405J010 Overview

Film Capacitor, Polypropylene, 4uF

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1205367099
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
Samacsys Description	AC Film Capacitors incl. Motor Run, 4uF, 250V AC, 25mm(D) x 58mm(L)
Samacsys Manufacturer	TDK
Samacsys Modified On	2023-05-15 09:36:03
YTEOL	6.72
capacitance	4 µF
Capacitor type	FILM CAPACITOR
diameter	25 mm
dielectric materials	POLYPROPYLENE
length	58 mm
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Package form	Panel Mount
method of packing	Bulk
positive tolerance	5%
Rated (AC) voltage (URac)	250 V
series	B32320

MicroBit - Not a Development Tool for Programmers: [i=s]This post was last edited by fyaocn on 2016-11-2 11:36[/i] 1. If our programming experience is useful, then it is basically useless on MicroBIt, because if you can read simple English words, you ...; fyaocn RF/Wirelessly

Seeking information: I'm looking for detailed information about the ISPPgm30a programmer, because I need to use this thing now, but I don't know much about it....; 15075018luerdu MCU

Transfer Altera DE2 development board, brand new: I have an Altera DE2 development board for sale, almost new. If you need it, please contact [email]semigoodluck@126.com[/email]. I am in Beijing, and my friends in Beijing can use it as an interview b...; liukekelongman FPGA/CPLD

(Repost) Learn FPGA from scratch: [color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)]For a long time, many newbies who have just joined the group have been repeatedly asking some very simple but confusing questions. As an administra...; 瓷娃娃 FPGA/CPLD

How to set up Max Plus to simulate without delay: How to set up Max Plus for functional simulation? After programming, the simulation waveform has a delay. How to set it so that there is no delay? I have been looking for a long time but I can't find ...; nb533 FPGA/CPLD

Low Power FPGA Design Technology: I. Introduction As system power budgets continue to shrink, new low-power components are urgently needed. For communication infrastructure, circuit board cooling, chassis miniaturization, and system r...; settleinsh FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components