3186GC332M040M0PC1 datasheet, PDF

Datasheet> All Categories > Passive components> 3186GC332M040M0PC1

3186GC332M040M0PC1: Descriptionaluminum electrolytic capacitors - screw terminal 40v 3300uf case 3.000 x 3.125in; CategoryPassive components; File Size329KB，9 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric View All

3186GC332M040M0PC1 Overview

aluminum electrolytic capacitors - screw terminal 40v 3300uf case 3.000 x 3.125in

3186GC332M040M0PC1 Parametric

Parameter Name	Attribute value
Manufacture	Cornell Dubilie
Product Category	Aluminum Electrolytic Capacitors - Screw Terminal
RoHS	Yes
Capacitance	3300 uF
Voltage Rating DC	40 V
Tolerance	20 %
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Load Life	1500 h
Diamete	76 mm (3 in)
Length	79 mm (3.125 in)
Lead Spacing	31.75 mm (1.25 in)
Packaging	Bulk
Produc	Computer Grade Electrolytic Capacitors
Termination Style	Screw

Preview

Download Datasheet

View All

Type 3186 85 °C Aluminum Electrolytic, Screw Terminal

Best Value 85 °C High Capacitance Screw Terminal Type

While Type 3186’s standard encasement is by compression with the

capacitor element captured on an aluminum peg in the can bottom

and a phenolic peg in the top, rilled construction is available. With

rilled construction the element is secured by rills, spoon shaped

dimples in the side of the can. Rilled construction oﬀers the

industry’s highest vibration and shock withstanding and excellent

heat transfer. Besides increasing ripple current handling, the rilled

construction extends the great value of the Type 3186 into military

and transportation applications that require rugged mechanical

capability.

Highlights

Specifications

Temperature Range

Rated Voltage Range

Capacitance Range

Capacitance Tolerance

Leakage Current

Ripple Current Multipliers

- Rilled cans withstand high shock and vibration

- High ripple current capability

- High capacitance per can

–40 ºC to +85 ºC

16 Vdc to 500 Vdc

220 uF to 1.0 F

–10% +75% ≤ 160 Vdc

–10% +50% ≥ 200 Vdc

≤6√CV µA (6 mA max.) at 5 minutes

Ambient Temperature

45 °C

2.24

Frequency

60 Hz 120 Hz

16 – 100 V

0.90

1.00

200 – 500 V

0.90

300 Hz

1.15

1.25

1000 Hz

1.25

1.40

≥10

kHz

1.30

1.50

55 °C

2.00

65 °C

1.73

75 °C

1.41

85 °C

1.00

Low Temperature Characteristics

Impedance ratio: Z

–20 ⁰C

∕ Z

+25 ⁰C

≤ 8 (16–50 Vdc)

≤ 4 (63–100 Vdc)

≤ 3 (150–500 Vdc)

1,500 h @ full load at 85 °C

∆Capacitance ±10%

ESR 200% of limit

DCL 100% of limit

500 h @ 85 °C

∆Capacitance ±10%

ESR 175% of limit

DCL 100% of limit

10 to 500 Hz, 0.75 mm or 10 g* if less,

3 directions, 2 h ea

Δ Capacitance: ±5%

no visible damage or leakage

*15 g if rilled construction

RoHS Compliant

Endurance Life Test

Shelf Life Test

Vibration

CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800

Recommended Resources

Timing control circuit (3)

Automatic power-off circuit of the player

Sleepy notification circuit

Electronic fire regulator circuit diagram

555DC/DC negative voltage source circuit

Computer motherboard circuit diagram 810 1_35

A question about sensor knowledge, urgent!!!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] How to implement an infrared temperature sensor to distinguish between people coming in and going out? Experts with ideas, please give...; roc19850 Electronics Design Contest

Ask a question about CH340T: Ask a question: Does CH340T support WIN10?...; wufeijian Integrated technical exchanges

Verilog simulation is different from the book: [code] module shunxu(q0,q1,q2,clk,clr); output q0,q1,q2; input clk,clr; reg q0,q1,q2; reg[2:0] x,y; always @(posedge clk) begin if(clr) begin y='b000;x='b001;end else begin y=x; x={x[1:0],x[2]}; end q...; 常见泽1 FPGA/CPLD

Questions about using Verilog HDL language programming in IspLever Classic: The problem is this: I want to use Verilog HDL language in IspLever Classic to program the GAL16V8D chip, but the following error appears when creating the file: Schematic/Verilog HDL design entry is ...; eeleader-mcu FPGA/CPLD

stm32F107 +83848 100M can receive data but cannot send data: 107+83848 can send and receive in forced 10M mode, can receive data but cannot send data in forced 100M mode, and is the same in adaptive mode as in 100M mode. How to solve this problem?...; L_686 stm32/stm8

Network administrator's way out: I graduated from a junior college in law in 2004, and it was not easy to find a job. I was out there for a year, and then I trained as a network engineer in a training institution for a year. During t...; eeleader Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components