5AGXMA7G4F31C4N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5AGXMA7G4F31C4N

5AGXMA7G4F31C4N: Descriptionfpga - field programmable gate array fpga - arria V GX 9168 labs 384 ios; CategoryProgrammable logic devices Programmable logic; File Size537KB，39 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5AGXMA7G4F31C4N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5AGXMA7G4F31C4N	-	-	View	Buy Now

5AGXMA7G4F31C4N Overview

fpga - field programmable gate array fpga - arria V GX 9168 labs 384 ios

5AGXMA7G4F31C4N Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Altera (Intel)
Parts packaging code	BGA
package instruction	BGA, BGA896,30X30,40
Contacts	896
Reach Compliance Code	compliant
maximum clock frequency	670 MHz
JESD-30 code	S-PBGA-B896
JESD-609 code	e1
length	31 mm
Number of entries	384
Number of logical units	242000
Output times	384
Number of terminals	896
Maximum operating temperature	85 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA896,30X30,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.1,1.2/3.3,2.5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.7 mm
Maximum supply voltage	1.13 V
Minimum supply voltage	1.07 V
Nominal supply voltage	1.1 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	31 mm
Base Number Matches	1

Preview

Download Datasheet

View All

2013.12.26

Arria V Device Overview

Send Feedback

AV-51001

The Arria

V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from

the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA

bandwidth 12.5 Gbps transceivers.

The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,

switching, and packet processing applications, high-definition video processing and image manipulation,

and intensive digital signal processing (DSP) applications.

Related Information

Arria V Device Handbook: Known Issues

Lists the planned updates to the

Arria V Device Handbook

chapters.

Key Advantages of Arria V Devices

Table 1: Key Advantages of the Arria V Device Family

Advantage

Supporting Feature

Lowest static power in its class

• Built on TSMC's 28 nm process technology and includes an

abundance of hard intellectual property (IP) blocks

• Power-optimized MultiTrack routing and core architecture

• Up to 50% lower power consumption than the previous

generation device

• Lowest power transceivers of any midrange family

• 8-input adaptive logic module (ALM)

• Up to 38.38 megabits (Mb) of embedded memory

• Variable-precision digital signal processing (DSP) blocks

• Serial data rates up to 12.5 Gbps

• Hard memory controllers

Improved logic integration and

differentiation capabilities

Increased bandwidth capacity

Hard processor system (HPS) with

• Tight integration of a dual-core ARM Cortex-A9 MPCore

™

integrated ARM Cortex -A9 MPCore

processor, hard IP, and an FPGA in a single Arria V system-on-

processor

a-chip (SoC)

• Supports over 128 Gbps peak bandwidth with integrated data

coherency between the processor and the FPGA fabric

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

LED backlight driver module design circuit

One of the battery fast charging circuits

Practical voice-controlled music lantern (1)

Digital alarm clock circuit using 3817

Intermittent working long timer circuit

NiMH/NiCd battery fast charge controller AIC1783 charging circuit

20 FAQs on Common Applications in Electronic Design Engineering.: A complete analysis of voltage reference and time reference voltage-to-frequency converters and other issues...; fighting Analog electronics

How to generate 2 pulses with phase difference?: clk_a_process :process begin clk_a <= '0'; wait for clk_a_period/2; clk_a <= '1'; wait for clk_a_period/2; end process; clk_b_process :process begin clk_b <= '0'; wait for clk_b_period/2; clk_b <= '1'...; scfor FPGA/CPLD

One lesson to understand how computers perform logical operations--EEWORLD University: Learn how computers perform logical operations in one lesson : https://training.eeworld.com.cn/course/2197[size=4][b][color=Red]See inside a computer, how transistors in a microprocessor work together...; chenyy Analog electronics

Research on packaging technology of RF surface acoustic wave filter based on PCB board: Author: Jinzhong Du Xuesong He Xiliang Cao Liang Tang Dynasty Hualuo Shanyan Chen Tingting Abstract: At present, the mainstream terminal radio frequency surface acoustic wave (RF-SAW) filters all adop...; 石榴姐 RF/Wirelessly

How to enter low power mode LPMx.5 in MSP430: The microcontroller model used is MSP430FR5739. When entering low power mode LPM4, the register can be set using the function __bis_SR_register(LPM4_bits) provided by TI. So how should I write a progr...; HCD Microcontroller MCU

I would like to ask the experts, why is the second reading of my DS12c887 clock chip chaotic?: Hey guys, I'm learning how to use the clock chip, and when I read the seconds, I can't read them, they are always garbled. I think there is nothing wrong with my initialization and countdown. Please h...; 入门者lin 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components