EFM32WG842F128-QFP64 datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> EFM32WG842F128-QFP64

Preview

EFM32WG842F128-QFP64: Descriptionarm microcontrollers - mcu 128kb flash 32kb ram; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，75 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric Compare View All

EFM32WG842F128-QFP64 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	EFM32WG842F128-QFP64	-	-	View	Buy Now

EFM32WG842F128-QFP64 Overview

arm microcontrollers - mcu 128kb flash 32kb ram

EFM32WG842F128-QFP64 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	compli
bit size	32
CPU series	CORTEX-M4F
JESD-30 code	S-PQFP-G64
Number of terminals	64
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	TQFP64,.47SQ
Package shape	SQUARE
Package form	FLATPACK
power supply	1.85/3.8 V
Certification status	Not Qualified
RAM (bytes)	32768
rom(word)	131072
ROM programmability	FLASH
speed	48 MHz
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER, RISC

Preview

Download Datasheet

View All

Preliminary

...the world's most energy friendly microcontrollers

EFM32WG842 DATASHEET

F256/F128/F64

Preliminary

•

ARM Cortex-M4 CPU platform

• High Performance 32-bit processor @ up to 48 MHz

• DSP instruction support and floating-point unit

• Memory Protection Unit

•

Flexible Energy Management System

• 20 nA @ 3 V Shutoff Mode

• 0.4µA @ 3 V Shutoff Mode with RTC

• 0.65 µA @ 3 V Stop Mode, including Power-on Reset, Brown-out

Detector, RAM and CPU retention

• 0.95 µA @ 3 V Deep Sleep Mode, including RTC with 32.768 kHz

oscillator, Power-on Reset, Brown-out Detector, RAM and CPU

retention

• 67 µA/MHz @ 3 V Sleep Mode

• 230 µA/MHz @ 3 V Run Mode, with code executed from flash

•

256/128/64 KB Flash

•

32/32/32 KB RAM

•

53 General Purpose I/O pins

• Configurable push-pull, open-drain, pull-up/down, input filter, drive

strength

• Configurable peripheral I/O locations

• 16 asynchronous external interrupts

• Output state retention and wake-up from Shutoff Mode

•

12 Channel DMA Controller

•

12 Channel Peripheral Reflex System (PRS) for autonomous in-

ter-peripheral signaling

•

Hardware AES with 128/256-bit keys in 54/75 cycles

•

Timers/Counters

• 4× 16-bit Timer/Counter

• 4×3 Compare/Capture/PWM channels

• Dead-Time Insertion on TIMER0

• 16-bit Low Energy Timer

• 1× 24-bit Real-Time Counter and 1× 32-bit Real-Time Counter

• 3× 16/8-bit Pulse Counter

• Watchdog Timer with dedicated RC oscillator @ 50 nA

•

Integrated LCD Controller for up to 8×18 segments

• Voltage boost, adjustable contrast and autonomous animation

•

Backup Power Domain

• RTC and retention registers in a separate power domain, avail-

able in all energy modes

• Operation from backup battery when main power drains out

•

Communication interfaces

• 3× Universal Synchronous/Asynchronous Receiv-

er/Transmitter

• UART/SPI/SmartCard (ISO 7816)/IrDA/I2S

• 2× Low Energy UART

• Autonomous operation with DMA in Deep Sleep

Mode

• 2× I C Interface with SMBus support

• Address recognition in Stop Mode

•

Ultra low power precision analog peripherals

• 12-bit 1 Msamples/s Analog to Digital Converter

• 8 single ended channels/4 differential channels

• On-chip temperature sensor

• 12-bit 500 ksamples/s Digital to Analog Converter

• 2× Analog Comparator

• Capacitive sensing with up to 16 inputs

• 3× Operational Amplifier

• 6.1 MHz GBW, Rail-to-rail, Programmable Gain

• Supply Voltage Comparator

•

Low Energy Sensor Interface (LESENSE)

• Autonomous sensor monitoring in Deep Sleep Mode

• Wide range of sensors supported, including LC sen-

sors and capacitive buttons

•

Ultra efficient Power-on Reset and Brown-Out Detec-

tor

•

Debug Interface

• 2-pin Serial Wire Debug interface

• 1-pin Serial Wire Viewer

• Embedded Trace Module v3.5 (ETM)

•

Pre-Programmed Serial Bootloader

•

Temperature range -40 to 85 ºC

•

Single power supply 1.85 to 3.8 V

•

TQFP64 package

32-bit ARM Cortex-M0+, Cortex-M3 and Cortex-M4 microcontrollers for:

• Energy, gas, water and smart metering

• Health and fitness applications

• Smart accessories

• Alarm and security systems

• Industrial and home automation

• www.energymicro.com/gecko

Preliminary

...the world's most energy friendly microcontrollers

2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32WG microcontroller.

The flash memory is readable and writable from both the Cortex-M4 and DMA. The flash memory is

divided into two blocks; the main block and the information block. Program code is normally written to

the main block. Additionally, the information block is available for special user data and flash lock bits.

There is also a read-only page in the information block containing system and device calibration data.

Read and write operations are supported in the energy modes EM0 and EM1.

2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU.

This has the benefit of reducing the energy consumption and the workload of the CPU, and enables

the system to stay in low energy modes when moving for instance data from the USART to RAM or

from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 µDMA

controller licensed from ARM.

2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32WG.

2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32WG microcon-

trollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU

can also be used to turn off the power to unused SRAM blocks.

2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the

EFM32WG. The CMU provides the capability to turn on and off the clock on an individual basis to all

peripheral modules in addition to enable/disable and configure the available oscillators. The high degree

of flexibility enables software to minimize energy consumption in any specific application by not wasting

power on peripherals and oscillators that are inactive.

2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase appli-

cation reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a

software failure.

2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module

communicate directly with each other without involving the CPU. Peripheral modules which send out

Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which

apply actions depending on the data received. The format for the Reflex signals is not given, but edge

triggers and other functionality can be applied by the PRS.

2.1.10 Inter-Integrated Circuit Interface (I2C)

The I C module provides an interface between the MCU and a serial I C-bus. It is capable of acting as

both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-

mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s.

Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system.

The interface provided to software by the I C module, allows both fine-grained control of the transmission

2013-06-28 - EFM32WG842FXX - d0196_Rev1.20

www.energymicro.com

Preliminary

...the world's most energy friendly microcontrollers

process and close to automatic transfers. Automatic recognition of slave addresses is provided in all

energy modes.

2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (US-

ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible

serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI,

MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

2.1.12 Pre-Programmed Serial Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Auto-

baud and destructive write are supported. The autobaud feature, interface and commands are described

further in the application note.

2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter

(LEUART)

The unique LEUART , the Low Energy UART, is a UART that allows two-way UART communication on

a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/

s. The LEUART includes all necessary hardware support to make asynchronous serial communication

possible with minimum of software intervention and energy consumption.

2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-

Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor

control applications.

2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal

oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also

available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where

most of the device is powered down.

2.1.16 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz

crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy

Modes and it can also run in backup mode, making it operational even if the main power should drain out.

2.1.17 Low Energy Timer (LETIMER)

The unique LETIMER , the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2

in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most

of the device is powered down, allowing simple tasks to be performed while the power consumption of

the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms

with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be

configured to start counting on compare matches from the RTC.

2.1.18 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature

encoded inputs. It runs off either the internal LFACLK or the PCNTn_S0IN pin as external clock source.

The module may operate in energy mode EM0 – EM3.

2013-06-28 - EFM32WG842FXX - d0196_Rev1.20

www.energymicro.com

EFM32WG842F128-QFP64 Related Products

	EFM32WG842F128-QFP64	EFM32WG842F64-QFP64
Description	arm microcontrollers - mcu 128kb flash 32kb ram	arm microcontrollers - mcu 64kb flash 32kb ram

Recommended Resources

243-channel digital proportional remote control transmitter circuit

Data coupling circuit with isolation performance

IC card meter card holder interface and control circuit

Roxy M16M movement protection circuit

CNY44 Sakura simulated isolation circuit

Computer motherboard circuit diagram 440GX_33

【Design Tools】Research on Radiation-Resistant Design Technology of Xilinx SRAM FPGA: Aiming at the feasibility of Xilinx SRAM FPGA in space application, the structure of Xilinx SRAM FPGA and the influence of space radiation effect on this structure FPGA are analyzed. It is pointed out...; GONGHCU FPGA/CPLD

A novice's urgent help~~CPU problem: The 8088 CPU of a certain system has 20 address buses and 8 data buses. The memory system consists of 8KB of ROM (using 2K*8-bit 2716 chips) and 1KB of RAM (using 1K*4-bit 2142 chips). The decoder use...; lurh0123 Embedded System

Crash..Why does the serial port not work after adding NVIC?: I have always avoided serial port interrupts before, but I can't avoid them this time. I found a lot of routines, but none of them were written using libraries. So I tried writing them myself. As a re...; astwyg stm32/stm8

A small question about switching power supply: I would like to ask you experts, I read in a book a few days ago that insufficient excitation of the switch tube in a switching power supply may cause damage to the switch tube. Why is this?...; ggmc Power technology

[Post your order and I’ll give you a gift] Apply for TI samples for free, post your order and win a gift!: [color=rgb(102, 102, 102)][font=微软雅黑][url=https://www.eeworld.com.cn/huodong/201505sample/]Apply for TI samples for free, post your order samples to win gifts, limited time and quantity, first come fi...; EEWORLD社区 TI Technology Forum

Why does the CF card trigger the interrupt signal so slowly?: The PC CARD I/O mode is used to read and write CF cards. When writing data to the CF card, the first few interrupt responses are normal, but the last one is very slow. For example, to write 11 sectors...; stone8530 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components