EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXBB1D4F31C5N

Description
fpga - field programmable gate array fpga - arria V GX 11320 labs 384 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size537KB,39 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5AGXBB1D4F31C5N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXBB1D4F31C5N - - View Buy Now

5AGXBB1D4F31C5N Overview

fpga - field programmable gate array fpga - arria V GX 11320 labs 384 ios

5AGXBB1D4F31C5N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducArria V GX
Number of Logic Elements300000
Number of Logic Array Blocks - LABs11320
Total Memory16952 kbi
Number of I/Os384
Operating Supply Voltage0.85 V, 1.1 V, 1.15 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-896
Data Rate6.5536 Gbps
Embedded Block RAM - EBR1852 kbi
M10K Memory15100 kbi
Maximum Operating Frequency800 MHz
Minimum Operating Temperature0 C
Number of Transceivers9
PackagingTray
Factory Pack Quantity27
2013.12.26
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class
• Built on TSMC's 28 nm process technology and includes an
abundance of hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous
generation device
• Lowest power transceivers of any midrange family
• 8-input adaptive logic module (ALM)
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
• Tight integration of a dual-core ARM Cortex-A9 MPCore
®
integrated ARM Cortex -A9 MPCore
processor, hard IP, and an FPGA in a single Arria V system-on-
processor
a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
EEWORLD University---Texas Instruments Industry Week is here! Sign up now!
Texas Instruments Industry Week is here! Sign up now! : https://training.eeworld.com.cn/course/4010...
hi5 Talking
Application download NK to FLASH via Ethernet?
Originally, PB downloaded NK.bin to FLASH via Ethernet, but it was very troublesome because PB had to be started every time. I want to make an application to download NK.bin to FLASH via Ethernet. Not...
zhangzh1981 Embedded System
Annex A – TSP Instructions
Note: The following list provides the TSP instructions used in this article. These instructions may not be used in a specific situation or may not be applicable in all situations.Configuration directi...
Jack_ma Test/Measurement
Hellofit experience report
[i=s]This post was last edited by fads on 2014-8-11 10:20[/i] A while ago, I accidentally got a small ECG detector called Hellofit, which was sold for more than 200 yuan at the time. [url=http://www.d...
fads Medical Electronics
[Data Sharing] FPGA minimum system schematic diagram and matching LED water light program
Minimum system schematic diagram:LED running light test program:...
dongdong100 FPGA/CPLD
NXP launches NFC partner program in China and Taiwan
NXP launches NFC partner program in China and Taiwan NXP launches unique ecosystem to help NFC technology become more popular across devices and applicationsShanghai, China, June 7 , 2011 - NXP Semico...
恩智浦半导体 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 488  1479  1129  793  1322  10  30  23  16  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号