B32602L0683J289 datasheet, PDF

B32602L0683J289: DescriptionCAPACITOR, METALLIZED FILM, POLYPROPYLENE, 1000V, 0.068uF, THROUGH HOLE MOUNT, RADIAL LEADED, LEAD FREE; CategoryPassive components capacitor; File Size479KB，25 Pages; ManufacturerEPCOS (TDK); Environmental Compliance

Download Datasheet Parametric View All

B32602L0683J289 Overview

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 1000V, 0.068uF, THROUGH HOLE MOUNT, RADIAL LEADED, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1733576115
package instruction	, 7133
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	RATED AC VOLTAGE (V): 250
capacitance	0.068 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
high	18.5 mm
JESD-609 code	e3
length	18 mm
Installation features	THROUGH HOLE MOUNT
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	Radial
method of packing	AMMO PACK
positive tolerance	5%
Rated (AC) voltage (URac)	250 V
Rated (DC) voltage (URdc)	1000 V
size code	7133
surface mount	NO
Terminal surface	Matte Tin (Sn)
Terminal pitch	15 mm
Terminal shape	WIRE
width	8.5 mm

Film Capacitors

Metallized Polypropylene Film Capacitors (MKP)

Series/Type:

Date:

B32601L ... B32602L

October 2009

information contained therein without EPCOS' prior express consent is prohibited.

Please help me, great gods: I want to make a running hour meter recently, which requires a TCP/IP interface and LCD display (0801). Which microcontroller is more suitable? Is there anything I need to pay attention to when design...; 刘小凯 Industrial Control Electronics

Embedded related physical books: Where can I buy physical books related to embedded systems in Chengdu? I always feel that electronic documents are hard to read....; eadou Embedded System

compile u-boot for beaglebone: Although Beaglebone has tools for making u-boot and kernel , modules cannot be added through tools during driver development, so we still need to compile u-boot and kernel, which involves environment ...; youyou_hu111 DSP and ARM Processors

Learn FPGA from Teacher Xia (8) The difference between reg and wire in Verilog: [flash]http://www.tudou.com/v/cz6jBcsFzSQ/v.swf[/flash]...; soso FPGA/CPLD

How to send a frame of data from low to high byte by byte?: After the data is framed, one frame contains 8 bytes, a total of 64 bits, fram[63 0]. Originally, it is sent from high to low, from fram[63] to fram[0] in order, and only one counter is needed. Now if...; scyshuier FPGA/CPLD

10 computer algorithms that can help you understand the Internet of Things: [color=rgb(153, 153, 153)][font=微软雅黑, "][size=13px] [/size][/font][/color][color=rgb(47, 47, 47)][font=微软雅黑][size=16px][color=rgb(51, 51, 51)][p=26, null, left][font="][size=14px]If you know something...; constant Robotics Development

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components