EEWORLDEEWORLDEEWORLD

Part Number

Search

72V3690L7-5PFGI8

Description
fifo 3.3V 32k X 36 ssii
Categorysemiconductor    Other integrated circuit (IC)   
File Size312KB,46 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

72V3690L7-5PFGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72V3690L7-5PFGI8 - - View Buy Now

72V3690L7-5PFGI8 Overview

fifo 3.3V 32k X 36 ssii

72V3690L7-5PFGI8 Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryFIFO
RoHSYes
Supply Voltage - Max3.45 V
Supply Voltage - Mi3.15 V
Package / CaseTQFP-128
PackagingReel
Factory Pack Quantity1000
3.3V HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
IDT72V3640, IDT72V3650
IDT72V3660, IDT72V3670
IDT72V3680, IDT72V3690
Zero latency retransmit
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable settings
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets
Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags
Program programmable flags by either serial or parallel means
Select IDT Standard timing (using
EF
and
FF
flags) or First Word
Fall Through timing (using
OR
and
IR
flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
JTAG port, provided for Boundary Scan function (PBGA Only)
Independent Read and Write Clocks (permit reading and writing
simultaneously)
Available in a 128-pin Thin Quad Flat Pack (TQFP) or a 144-pin Plastic
Ball Grid Array (PBGA) (with additional features)
High-performance submicron CMOS technology
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
FEATURES:
Choose among the following memory organizations:
Commercial
IDT72V3640
1,024 x 36
IDT72V3650
2,048 x 36
IDT72V3660
4,096 x 36
IDT72V3670
8,192 x 36
IDT72V3680
16,384 x 36
IDT72V3690
32,768 x 36
Up to 166 MHz Operation of the Clocks
User selectable Asynchronous read and/or write ports (PBGA Only)
User selectable input and output port bus-sizing
- x36 in to x36 out
- x36 in to x18 out
- x36 in to x9 out
- x18 in to x36 out
- x9 in to x36 out
Pin to Pin compatible to the higher density of IDT72V36100 and
IDT72V36110
Big-Endian/Little-Endian user selectable byte representation
5V input tolerant
Fixed, low first word latency
FUNCTIONAL BLOCK DIAGRAM
*Available on the PBGA package only.
WEN
D
0
-D
n
(x36, x18 or x9)
WCLK/WR
*
INPUT REGISTER
LD SEN
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
PFM
FSEL0
FSEL1
*
ASYW
WRITE CONTROL
LOGIC
RAM ARRAY
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
FLAG
LOGIC
WRITE POINTER
READ POINTER
BE
IP
BM
IW
OW
MRS
PRS
TCK
*
TRST
*
TMS
**
TDI
*
TDO
CONTROL
LOGIC
BUS
CONFIGURATION
RESET
LOGIC
OUTPUT REGISTER
READ
CONTROL
LOGIC
RT
RM
ASYR
*
RCLK/RD
JTAG CONTROL
(BOUNDARY SCAN)
*
OE
Q
0
-Q
n
(x36, x18 or x9)
REN
*
4667 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©
2014 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
OCTOBER 2014
DSC-4667/17
Please tell me why the following program cannot display the 800*600 starting screen normally on the s3c2440 board
Dear experts, please tell me why the following program cannot display the 800*600 initial screen normally on the s3c2440 board. The code is as follows: #include #include#include "option.h" #include "d...
sg256 Embedded System
OMAP1710 USB Issue
Has anyone made an OMAP1710 USB module? Here I choose the mode of 6pin, external tranciver (TUSB1105), used as a device. I don't use OTG. The current situation is: the irq_src interrupt type register ...
zhaozonghui Embedded System
NAND operation of bare board program
Attach the source code first and share the process later....
影子的影子 Embedded System
What is the problem of serial communication between 51 microcontroller and PC?
In the serial communication between 51 MCU and PC, the MCU serial port selects "working mode 3", that is, SM0 and SM1 in the register are selected as 1,1. According to the book description, "working m...
kerong12 Embedded System
An audio amplifier circuit has noise. Can you please help me see if there is something wrong with the schematic?
My circuit diagram is as shown in the figure. The signal is collected from the MIC and amplified by the op amp. Now the amplified sound has noise. Does my schematic need to be improved? Please give me...
jiangsubwz Analog electronics
Looking for 9B96 graphic library with Chinese character fonts!
Looking for 9B96 graphic library with Chinese character fonts!...
wzp2007 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1152  1113  1275  2544  1214  24  23  26  52  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号