EEWORLDEEWORLDEEWORLD

Part Number

Search

8745BMI-21LF

Description
clock generators & support products 1 lvds out mult/divider
Categorysemiconductor    Other integrated circuit (IC)   
File Size412KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

8745BMI-21LF Online Shopping

Suppliers Part Number Price MOQ In stock  
8745BMI-21LF - - View Buy Now

8745BMI-21LF Overview

clock generators & support products 1 lvds out mult/divider

8745BMI-21LF Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSYes
Package / CaseSOIC-20
PackagingTray
Factory Pack Quantity37
1:1 Differential-to-LVDS Zero Delay
Clock Generator
8745BI-21
Datasheet
General Description
The 8745BI-21 is a highly versatile 1:1 LVDS Clock Generator. The
8745BI-21 has a fully integrated PLL and can be configured as a
zero delay buffer, multiplier or divider, and has an output frequency
range of 31.25MHz to 700MHz. The Reference Divider, Feedback
Divider and Output Divider are each programmable, thereby
allowing for the following output-to-input frequency ratios: 8:1, 4:1,
2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to
achieve “zero delay” between the input clock and the output clock.
The PLL_SEL pin can be used to bypass the PLL for system test and
debug purposes. In bypass mode, the reference clock is routed
around the PLL and into the internal output dividers.
Features
One differential LVDS output designed to meet
or exceed the requirements of ANSI TIA/EIA-644
One differential feedback output pair
Differential CLK, nCLK input pair
CLKx, nCLKx pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
Output frequency range: 31.25MHz to 700MHz
Input frequency range: 31.25MHz to 700MHz
VCO range: 250MHz to 700MHz
External feedback for “zero delay” clock regeneration
with configurable frequencies
Programmable dividers allow for the following output-to-input
frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
Cycle-to-cycle jitter: 30ps (maximum)
Output skew: 40ps (maximum)
Static phase offset: 25ps ± 125ps
Full 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
For functional replacement part use 8T49N285
Pin Assignments
CLK
nCLK
MR
nFB_IN
FB_IN
SEL2
V
DDO
nQFB
QFB
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
SEL1
SEL0
V
DD
PLL_SEL
V
DDA
SEL3
GND
Q
nQ
V
DDO
8745BI-21
20-Lead SOIC
7.5mm x 12.8mm x 2.3mm package body
M Package
Top View
PLL_SEL
Block Diagram
PLL_SEL
Pullup
÷1, ÷2, ÷4, ÷8,
÷16, ÷32
,
÷64
CLK
Pulldown
CLK
Pullup
0
Q
Q
1
SEL3
V
DDA
V
DD
QFB
QFB
nc
nc
nc
nc
32 31 30 29 28 27 26 25
SEL0
SEL1
nc
nc
CLK
nCLK
nc
MR
1
24
GND
Q
nQ
V
DDO
GND
QFB
nQFB
V
DDO
SEL0
Pulldown
SEL1
Pulldown
SEL2
Pulldown
SEL3
Pulldown
MR
Pulldown
FB_IN
Pulldown
FB_IN
Pullup
PLL
8:1, 4:1, 2:1, 1:1,
1:2, 1:4, 1:8
3
4
5
6
7
8
9
nc
O
PO
SE
D
GND
nFB_IN
FB_IN
SEL2
2
ICS8745BI-21
32 Lead VFQFN
5mm x 5mm x 0.925mm
package body
K Package
Top View
23
22
21
20
19
18
17
PR
10 11 12 13 14 15 16
V
DD
nc
nc
©2017 Integrated Device Technology, Inc.
1
Revision E, January 10, 2017

8745BMI-21LF Related Products

8745BMI-21LF
Description clock generators & support products 1 lvds out mult/divider
Manufacture IDT (Integrated Device Technology)
Product Category Clock Generators & Support Products
RoHS Yes
Package / Case SOIC-20
Packaging Tray
Factory Pack Quantity 37
Regarding the input and output range of hardware!
What do "memory range" and "input and output range" mean in a computer? What do "memory range" and "input and output range" mean in the hardware resource options in "system properties" -> "device mana...
pala3cecili Embedded System
The world's most complete USB HOST that does not require driver writing
Vinculum series is a new generation of USB Host bridge single chip solution, mainly used to achieve high-speed upload and download of voice, MP3, data, image and text data. It can automatically identi...
sucuiqin Embedded System
Has anyone set the clock frequency in the dts file?
Has anyone set the clock frequency in the dts file? I want to set clkout2 to 25MHZ and see in am33xx-clock.dts: sysclkout_pre_ck: sysclkout_pre_ck@44e00700 { #clock-cells = ; compatible = "mux-clock";...
火冰 DSP and ARM Processors
About ARM screen driver
Has any friend debugged the driver of the DE mode screen under ARM? LCD is generally in SYNC mode, but I now have a screen that is DE MODE ONLY, without HSYNC and VSYNC. How do I adjust it?...
sen234 ARM Technology
STM32 Help
I used STM32 to write a simple IO operation and the following error occurred. The tool is IAR5.5. Please take a look. Warning[Pe223]: function "GPIO_ReadIuputData" declared implicitly E:\YZX\MAKE\IAR ...
CDU stm32/stm8
Design of digital controlled DC voltage source
Design task: Design a digitally controlled DC voltage source using AT89S52 microcontroller, DAC0832, keyboard and display circuit....
neuq07 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 594  62  1089  279  2141  12  2  22  6  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号