8431AM-21LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 8431AM-21LF

8431AM-21LF: Descriptionclock synthesizer / jitter cleaner fixed ssc synthesizer; Categorysemiconductor Other integrated circuit (IC); File Size297KB，19 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

8431AM-21LF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8431AM-21LF	-	-	View	Buy Now

8431AM-21LF Overview

clock synthesizer / jitter cleaner fixed ssc synthesizer

8431AM-21LF Parametric

Parameter Name	Attribute value
Manufacture	IDT (Integrated Device Technology)
Product Category	Clock Synthesizer / Jitter Cleane
RoHS	Yes
Number of Outputs	2
Output Level	LVPECL
Max Output Freq	350 MHz
Max Input Freq	25 MHz
Supply Voltage - Max	3.465 V
Supply Voltage - Mi	3.135 V
Package / Case	SOIC-28
Packaging	Tray
Maximum Operating Temperature	+ 70 C
Maximum Power Dissipati	567.1 mW
Minimum Operating Temperature	0 C
Mounting Style	SMD/SMT
Factory Pack Quantity	26
Supply Curre	155 mA

Preview

Download Datasheet

View All

350MHZ, Low Jitter, Crystal Oscillator-to-3.3V

LVPECL Frequency Synthesizer

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES ON (JULY 26, 2014)

ICS8431-21

ENERAL

ESCRIPTION

The ICS8431-21 is a general purpose clock frequency synthe-

sizer for IA64/32 application. The VCO operates at a frequency

range of 250MHz to 700MHz providing an output frequency range

of 62.5MHz to 350MHz. The output frequency can be programmed

using the parallel interface, M0 through M8 to the configuration

logic, and the output divider control pin, DIV_SEL. Spread spec-

trum clocking is programmed via the control inputs SSC_CTL0

and SSC_CTL1.

Programmable features of the ICS8431-21 support four opera-

tional modes. The four modes are spread spectrum clocking

(SSC), non-spread spectrum clock and two test modes which are

controlled by the SSC_CTL[1:0] pins. Unlike other synthesizers,

the ICS8431-21 can immediately change spread-spectrum op-

eration without having to reset the device.

In SSC mode, the output clock is modulated in order to achieve a

reduction in EMI. In one of the PLL bypass test modes, the PLL is

disconnected as the source to the differential output allowing an

external source to be connected to the TEST_I/O pin. This is use-

ful for in-circuit testing and allows the differential output to be

driven at a lower frequency throughout the system clock tree. In

the other PLL bypass mode, the oscillator divider is used as the

source to both the M and the Fout divide by 2. This is useful for

characterizing the oscillator and internal dividers.

EATURES

•

Fully integrated PLL

•

Differential 3.3V LVPECL output

•

Crystal oscillator interface

•

Output frequency range: 62.5MHz to 350MHz

•

Crystal input frequency range: 14MHz to 25MHz

•

VCO range: 250MHz to 700MHz

•

Programmable PLL loop divider for generating a variety

of output frequencies

•

Spread Spectrum Clocking (SSC) fixed at 1/2% modulation for

environments requiring ultra low EMI

•

PLL bypass modes supporting in-circuit testing and on-chip

functional block characterization

•

Cycle-to-cycle jitter: 30ps (maximum)

•

3.3V supply voltage

•

0°C to 85°C ambient operating temperature

•

Replaces ICS8431-01 and ICS8431-11

•

Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

•

Use Replacement Part: 84314AY-02LF

LOCK

IAGRAM

XTAL_IN

OSC

XTAL_OUT

SSIGNMENT

SSC_CTL0

SSC_CTL1

TEST_I/O

nP_LOAD

XTAL_IN

XTAL_OUT

CCA

DIV_SEL

CCO

FOUT

nFOUT

PLL

PHASE

DETECTOR

÷2

VCO

÷4

FOUT

nFOUT

ICS8431-21

TEST_I/O

Configuration

Logic

SSC

Control

Logic

M0:M8

28-Lead SOIC

7.5mm x 18.05mm x 2.25mm package body

M Package

Top View

nP_LOAD

SSC_CTL0

SSC_CTL1

DIV_SEL

IDT

™

/ ICS

™

3.3V LVPECL FREQUENCY SYNTHESIZER

ICS8431AM-21 REV. B AUGUST 22, 2013

8431AM-21LF Related Products

	8431AM-21LF	ICS8431AM-21LF	ICS8431AM-21LFT
Description	clock synthesizer / jitter cleaner fixed ssc synthesizer	IC synthesizer GP lvpecl 28-soic	IC synthesizer 350mhz 28-soic
Package / Case	SOIC-28	28-SOIC (0.295", 7.50mm Width)	28-SOIC (0.295", 7.50mm Width)
Packaging	Tray	Tube	Tape & Reel (TR)
Standard Package	-	26	1,000
Category	-	Integrated Circuits (ICs)	Integrated Circuits (ICs)
Family	-	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers	Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers
Type	-	Frequency Synthesize	Frequency Synthesize
PLL	-	Yes with Bypass	Yes with Bypass
Inpu	-	Crystal	Crystal
Outpu	-	LVPECL	LVPECL
Number of Circuits	-	1	1
Ratio - Inpu	-	Outpu	Outpu
Differential - Inpu	-	Outpu	Outpu
Frequency - Max	-	350MHz	350MHz
Divider/Multiplie	-	Yes/Yes	Yes/Yes
Voltage - Supply	-	3.135 V ~ 3.465 V	3.135 V ~ 3.465 V
Operating Temperature	-	0°C ~ 85°C	0°C ~ 85°C
Mounting Type	-	Surface Mou	Surface Mou
Supplier Device Package	-	28-SOIC	28-SOIC
Other Names	-	800-1139800-1139-5800-1139-ND8431AM-21LFICS8431AM21LF	8431AM-21LFT

Recommended Resources

Voice control and touch dual-purpose delay lighting circuit

555 voltage polarity inverter circuit diagram

Using phase shifting method to generate SSB signal circuit

Transistor fast test circuit

Computer motherboard circuit diagram 440LX2_32

Why is the acquisition card sampling too slow?: I am working on an A/D acquisition device recently, using Advantech PCI-1710L card. The manual says the sampling time is up to 10us, but the test software I wrote takes 15ms to sample, and the samplin...; yingguol Embedded System

Atmel releases the M7 MCU. What do you think?: The following article in double quotes comes from [url=http://www.atmel.com/zh/cn/about/news/release.aspx?reference=tcm:44-69338]http://www.atmel.com/zh/cn/about/news/release.aspx?reference=tcm:44-693...; dj狂人 Microchip MCU

C language Eighteen Dragon Subduing Palms - Fourth Palm: Which end of the egg should be broken when eating it?: This is a pure engineering problem. It is not mentioned in the textbooks, just like which end of an egg should be broken first, it will not be taught in school. There is a union data structure: typede...; richiefang Programming Basics

Please advise, what is the reason why the network card cannot be recognized after canceling VMINI and KITL?: Single NIC MIPSII platform, canceled VMINI and KITL settings, loaded NIC driver, then started NK.bin from hard disk, NIC cannot be recognized, what is the reason? Does anyone know?...; walkincloud517 Embedded System

Communication example between two nodes of SM32W108 wireless RF module: This article writes a program based on the SimpleMac protocol stack of 802.15.4/ZigBee to realize the communication between two STM32W108 wireless nodes. The nodes are divided into SUN nodes and PLANE...; fish001 RF/Wirelessly

pic18 starterkit learning 0x10 - I2C: [i=s]This post was last edited by mzb2012 on 2016-12-12 23:07[/i] [size=3][size=5]1. Introduction[/size]The I2C bus has two bidirectional serial lines, one data line SDA and one clock line SCL. SDA tr...; mzb2012 Microchip MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components