EEWORLDEEWORLDEEWORLD

Part Number

Search

71V25761S200PFG

Description
sram 128kx36 sync 3.3V pipelined burst sram
Categorysemiconductor    Other integrated circuit (IC)   
File Size327KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

71V25761S200PFG Online Shopping

Suppliers Part Number Price MOQ In stock  
71V25761S200PFG - - View Buy Now

71V25761S200PFG Overview

sram 128kx36 sync 3.3V pipelined burst sram

71V25761S200PFG Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategorySRAM
RoHSYes
Package / CaseTQFP-100
PackagingTube
Factory Pack Quantity72
128K X 36
IDT71V25761YS/S
3.3V Synchronous SRAMs
2.5V I/O, Pipelined Outputs,
Burst Counter, Single Cycle Deselect
Features
128K x 36 memory configuration
Supports high system speed:
Commercial:
– 200MHz 3.1ns clock access time
Commercial and Industrial:
– 183MHz 3.3ns clock access time
– 166MHz 3.5ns clock access time
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte write
enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
2.5V I/O
Optional - Boundary Scan JTAG Interface (IEEE 1149.1
Compliant)
Packaged in a JEDEC Standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array
Description
The IDT71V25761 are high-speed SRAMs organized as 128K x 36.
The IDT71V25761 SRAMs contain write, data, address and control
registers. Internal logic allows the SRAM to generate a self-timed write
based upon a decision which can be left until the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V25761 can provide four cycles of data for
a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will be pipelined for one
cycle before it is available on the next rising clock edge. If burst mode
operation is selected (ADV=LOW), the subsequent three cycles of output
data will be available to the user on the next three rising clock edges. The
order of these three addresses are defined by the internal burst counter
and the
LBO
input pin.
The IDT71V25761 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and 165 fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
17
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Asynchronous
Synchronous
N/A
N/A
5297 tbl 01
1
©2010 Integrated Device Technology, Inc.
MAY 2010
DSC-5297/05
Who has the Linux version of QT creator 2.4.1?
Does anyone have a Linux version of QT creator 2.4.1? I can only find a Windows version online....
wnwolf ARM Technology
Let's dance at Christmas
...
硅步机器人 Talking
wince network communication
Problem description: Two wince devices are ready to communicate over a UDP network. After the program was written, it was tested and the phenomenon was as follows: The wince device and PC tested UDP n...
pj830520 Embedded System
Schematic diagram of intelligent pulse electric bicycle charger
Voltage-driven pulse width modulator TL494 Characteristics and functions of TL494 TL494 is a voltage-driven pulse width modulator produced by Texas Instruments, USA. It can be used as a switching powe...
songrisi DIY/Open Source Hardware
If you have never fallen into a pitfall in PCB design, you are embarrassed to call yourself an "experienced driver"
[i=s]This post was last edited by Faraniu on 2017-5-25 23:18[/i] [align=left]ADI[font=宋体] is recently holding a "PCB[font=宋体] Design Big Tucao" event. Seeing the "experienced drivers" "confession", ro...
法拉牛 PCB Design
Musk's "satellite dish" becomes a cat heater. Engineer: The cat is warm, but the Internet speed is so slow that it drives people crazy
A photo of five cute cats huddled together on a "satellite dish" to keep warm in the snow has recently become a hit on foreign social media. According to a report by the British newspaper The Guardian...
赵玉田 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1873  1901  1467  1412  2847  38  39  30  29  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号